OKI SEMICONDUCTOR CO., LTD.

FEZ0317A0-U8-INST-02

nX-U8/100 Core Instruction Manual

CMOS 8-bit microcontroller

Issue Date: Oct. 17th, 2008

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. OKI SEMICONDUCTOR assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by OKI SEMICONDUCTOR, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2008 OKI SEMICONDUCTOR CO., LTD.

Contents

1. Architecture

1.1.1 Features	1-1
1.2 CPU Resources and Programming Model	1-2
1.2.1 Registers	1-4
1.2.1.1 General Registers	1-5
1.2.1.2 Base and Frame Pointers	1-5
1.2.2 Control Registers	1-6
1.2.2.1 Program Status Word (PSW)	1-6
1.2.2.2 Program Counter (PC)	1-8
1.2.2.3 Code Segment Register (CSR)	1-8
1.2.2.4 Link Registers (LR, ELR1, ELR2, and ELR3)	1-9
1.2.2.5 CSR Backup Registers (LCSR, ECSR1, ECSR2, and ECSR3	3)1-10
1.2.2.6 PSW Backup Registers (EPSW1, EPSW2, and EPSW3)	1-11
1.2.2.7 Stack Pointer (SP)	1-11
1.2.2.8 EA Register (EA)	1-12
1.2.2.9 Address Register (AR)	1-12
1.2.2.10 Data Segment Register (DSR)	1-13
1.3 Memory Spaces	1-14
1.3.1 Program/Code Memory Space	1-14
1.3.2 Vector Table	1-15
1.3.2.1 Reset Vectors	1-15
1.3.2.2 Interrupt Vectors	1-16
1.3.2.3 Writing Vector Table	1-17
1.3.3 Program/Code Memory Space	1-18
	1-18
1.3.4 DSR Prefix Instructions	
1.3.4 DSR Prefix Instructions 1.3.5 Data Memory Space	1-19
1.3.4 DSR Prefix Instructions1.3.5 Data Memory Space1.3.5.1 Data Types	1-19 1-20
 1.3.4 DSR Prefix Instructions 1.3.5 Data Memory Space 1.3.5.1 Data Types 1.3.5.2 Address Assignment 	1-19 1-20 1-21
 1.3.4 DSR Prefix Instructions 1.3.5 Data Memory Space 1.3.5.1 Data Types 1.3.5.2 Address Assignment	1-19 1-20 1-21 1-21
 1.3.4 DSR Prefix Instructions 1.3.5 Data Memory Space	1-19 1-20 1-21 1-21 1-22
 1.3.4 DSR Prefix Instructions 1.3.5 Data Memory Space 1.3.5.1 Data Types 1.3.5.2 Address Assignment 1.3.5.3 Word Boundaries 1.3.5.4 ROM Window 1.3.6 Hardware Memory Models 	1-19 1-20 1-21 1-21 1-22 1-22
 1.3.4 DSR Prefix Instructions	1-19 1-20 1-21 1-21 1-22 1-22 1-22 1-24
 1.3.4 DSR Prefix Instructions 1.3.5 Data Memory Space 1.3.5.1 Data Types 1.3.5.2 Address Assignment 1.3.5.3 Word Boundaries 1.3.5.4 ROM Window 1.3.6 Hardware Memory Models 1.3.7 Interrupt Operation 1.3.7.1 Interrupt Acceptance 	1-19 1-20 1-21 1-21 1-22 1-22 1-22 1-24 1-24
 1.3.4 DSR Prefix Instructions 1.3.5 Data Memory Space 1.3.5.1 Data Types 1.3.5.2 Address Assignment 1.3.5.3 Word Boundaries 1.3.5.4 ROM Window 1.3.6 Hardware Memory Models 1.3.7 Interrupt Operation 1.3.7.1 Interrupt Acceptance 1.3.7.2 Nonmaskable Interrupts (NMI) 	1-19 1-20 1-21 1-21 1-22 1-22 1-24 1-24 1-24 1-25
 1.3.4 DSR Prefix Instructions	1-19 1-20 1-21 1-21 1-22 1-22 1-24 1-24 1-25 1-26

	1.4 Exception Levels and Backup Registers	1-28
	1.5 Interrupt Blocking	1-34
	1.6 Stack Modifications	1-35
2.	Addressing Types	2-1
	2.1 Addressing Types	2-1
	2.2 Register Addressing	2-2
	2.3 Memory Addressing	2-3
	2.3.1 Register Indirect Addressing	2-4
	2.3.2 Direct Addressing	2-7
	2.4 Immediate Addressing	2-8
		20
	2.5 Program/Code Memory Addressing	2-9
3.	Instruction Descriptions	3-1
	3.1 Overview	3-1
	3.2 Instructions by Functional Group	3-2
	Arithmetic Instructions	3-2
	Shift Instructions	3-2
	Load/Store Instructions	3-3
	Load/Store Instructions (cont.)	3-4
	Load/Store Instructions (cont.)	3-5
	Control Register Access Instructions	3-6
	PUSH/POP Instructions	3-6
	Coprocessor Data Transfer Instructions	3-7
	Coprocessor Data Transfer Instructions (continued from previous page).	3-8
	Bit Access Instructions	3-9
	PSW Access Instructions	
	Sign Extension Instruction	
	Soliware Interrupt Instructions	
	Multiplication and Division Instructions	3-10
	Mataphoation and Division instructions	3-10
	3.3 Instruction Execution Times	
	3.4 Instruction Descriptions	3-22
		······································

ADD ERn, ERm	23
ADD ER <i>n</i> , # <i>imm</i> 7	24
ADD Rn, obj	25
ADD SP , #signed8	26
ADDC R <i>n</i> , <i>obj</i>	27
AND Rn, obj	28
B Cadr	29
B ER <i>n</i>	30
Bcond Radr	31
BL Cadr	33
BL ER <i>n</i>	34
BRK	35
CMP ER <i>n</i> , ER <i>m</i>	36
CMP Rn, obj	37
CMPC Rn, obj	38
CPLC	39
DAA R <i>n</i>	40
DAS R <i>n</i>	41
DEC [EA]	42
DI	43
DIV FRn Rm 3-4	44
FI 3-4'	15
EXTRW ERn 3-4	46
	47
L ERn obi	12
L OPp obi	+0 50
L Qr. n, obj	50
L R/1, 00j	21
L ARII,000	50
LEA <i>ODJ</i>	54 57
MOV CERN, <i>obj</i>	55
MOV CQR <i>n</i> , <i>obj</i> 3-50	56
MOV CRn, obj	57
MOV CR <i>n</i> , R <i>m</i>	58
MOV CXRn, obj	59
MOV ECSR , R <i>m</i>	50
MOV ELR , ER <i>m</i>	51
MOV EPSW, R <i>m</i>	32
MOV ER <i>n</i> , ELR	63
MOV ER <i>n</i> , ER <i>m</i>	54
MOV ER <i>n</i> , # <i>imm7</i>	65
MOV ER <i>n</i> , SP	66
MOV <i>obj</i> , CER <i>m</i>	37

MOV <i>obj</i> , CQR <i>m</i>	3-68
MOV obj, CRm	3-69
MOV <i>obj</i> , CXR <i>m</i>	3-70
MOV PSW , <i>obj</i>	3-71
MOV Rn, CRm	3-72
MOV Rn, ECSR	3-73
MOV Rn, EPSW	3-74
MOV Rn, PSW	3-75
MOV Rn, obj	3-76
MOV SP, ERm	3-77
MUL ER <i>n</i> ,R <i>m</i>	3-78
NEG Rn	3-79
NOP	3-80
OR Rn, obj	3-81
POP register list	3-82
POP obj	3-84
PUSH register list	3-85
PUSH obj	3-87
RB Dbitadr	3-88
RB Rn. bit_offset	3-89
RC	3-90
RT	3-91
RTI	3-92
SB Dbitadr	3-93
SB Rn . bit_offset	3-94
SC	3-95
SLL Rn, obj	3-96
SLLC Rn, obj	3-97
SRA Rn. obj	3-98
SRL Rn. obi	3-99
SRLC Rn. obj	3-100
ST ERn. obi	3-101
ST QR <i>n</i> . obj	3-103
ST Rn. obi	3-104
ST XRn. obi	3-106
SUB Rn. Rm.	
SUBC Rn. Rm.	3-108
SWI #snum	
TB Dbitadr	3-110
TB Rn bit offset	
XOR Rn obi	3-112

4. Appendix

Arithmetic Instructions	4-1
Shift Instructions	4-1
Load/Store Instructions	4-2
Control Register Access Instructions	4-3
PUSH/POP Instructions	4-3
Coprocessor Data Transfer Instructions	4-4
EA Register Data Transfer Instructions	4-4
ALU Instructions	4-4
Bit Access Instructions	4-5
PSW Access Instructions	4-5
Conditional Relative Branch Instructions	4-5
Sign Extension Instruction	4-6
Software Interrupt Instructions	4-6
Branch Instructions	4-6
Multiplication and Division Instructions	4-6
Miscellaneous	4-6

4-1

Contents Instruction Set

1. Architecture

1.1 Overview

1.1.1 Features

The U8 architecture has the following features.

• Powerful Instruction Set

Instructions for data transfers, arithmetic, comparison, logic operations, bit manipulation, bitwise logic operations, branches, conditional branches, call/return stack manipulation, and arithmetic shifts

• Variety of Addressing Modes

Register addressing Register indirect addressing Stack pointer addressing Control register addressing EA register indirect addressing General-purpose register indirect addressing Direct addressing Register indirect bit addressing Direct bit addressing

• Memory Spaces

Program/code memory (ROM)

Up to 16 segments of 32 kilowords (0000H-FFFFH) each

Data memory (RAM)

Up to 256 segments of 64 kilobytes (0000H-FFFFH) each

• Interrupts

Dedicated emulator interrupts

- Nonmaskable interrupts
- Maskable interrupts
- Software interrupts

1.2 CPU Resources and Programming Model

The U8 architecture features two address spaces: 1 megabyte for code and 16 megabytes for data. Both address spaces are divided into physical segments of 64 kilobytes each. The memory configuration for physical segment #0 (0:0000H to 0:FFFFH) differs, however, from the others.

Physical segment #0 provides two sets of addresses and separate registers for accessing them: a 32-kiloword program/code memory segment accessed with the program counter (PC) and a 64-kilobyte data memory segment accessed with the address register (AR). If the address in AR is within the ROM window, however, the register accesses program/code memory, not the data memory.

Physical segments #1 and higher, with addresses above the first 64 kilobytes, form a single address space mixing program/code and data memory. Accessing a physical segment assigned to program/code memory requires a 20-bit address (CSR:PC) combining four bits from the code segment register (CSR) and 16 bits from program counter (PC); a physical segment assigned to data memory, a 24-bit address (DSR:AR) combining eight bits from the data segment register (DSR) and 16 bits from the address register (AR).

Figure 1.1 summarizes the layout of these U8 memory spaces.



Figure 1.1. U8 Memory Spaces

1.2.1 Registers

General registers lie at the center of U8 hardware operation. Also shown in Figure 1.2 are the control registers.



Figure 1.2. Register Set

1.2.1.1 General Registers

These 16 registers at the center of calculations are one byte wide. Special addressing modes, however, also group adjacent registers together to permit access as eight word-sized registers (ERn), four double word-sized registers (XRn), and two quad word-sized registers (QRn).

If an interrupt handler modifies the contents of these registers, it must explicitly save them with PUSH instructions at its entry point and restore them with POP instructions before returning.

	_			7 0			
		ER0	R0				
	VPO		R1				
		ER2	R2				
			R3				
QNU		ER4	R4				
			R5				
		ER6	R6				
			R7				
	XR8	XR8	ER8	R8			
			XR8		R9		
				ER10	R10		
			R11				
QKO	XR12	VP12	ER12	R12	BP (Lower byte)	Base pointer	
				R13	BP (Upper byte)		
		ER14	R14	FP (Lower byte)	Frame pointer		
			R15	FP (Upper byte)			

Figure 1.3. General Registers

Examples: Using general registers

MOV	R0 , #7	; byte-sized register
L	ER0 , [EA+]	; word-sized register
L	XR0 , [EA]	; double word-sized register
ST	QR0 , [EA]	; quad word-sized register
SB	R3.2	; individual bit in register

1.2.1.2 Base and Frame Pointers

The C compiler uses two global pointers. It uses ER12 as the base pointer (BP) and ER14 as the frame pointer (FP). These two registers therefore offer special addressing modes in addition to their roles as general registers. For further details, see Chapter 2.

1.2.2 Control Registers

These registers control program flow and hold operational status information. There are 18 such registers, each with its own special function. The contents of the entire group is sometimes referred to as the program context.

1.2.2.1 Program Status Word (PSW)



This 8-bit register contains five flags tracking the results of instruction execution, one control bit, and one field.

The hardware automatically saves these contents to an exception program status word (EPSW) register when it accepts an interrupt request. The RTI instruction at the end of the interrupt handler restores them.

This register contains five flags tracking the results of arithmetic instruction execution, one bit controlling interrupt acceptance, and a 2-bit field indicating the exception level (ELEVEL). The program can change these contents at any time. After a reset, they are all zero.

These flags, bit, and field have the following functions.

• Bit 7: Carry flag (C)

This bit goes to "1" if an arithmetic, shift, or comparison instruction produces a carry out of bit 7 or bit 0 or a borrow into bit 7. Otherwise, it goes to "0."

The contents can also be directly set, reset, and inverted with the SC, RC, or CPLC instructions and tested with the conditional branch instructions.

• Bit 6: Zero flag (Z)

This bit goes to "1" if an arithmetic or data transfer instruction produces a zero result. Otherwise, it goes to "0."

The contents can be tested with the conditional branch instructions.

• Bit 5: Sign flag (S)

This bit tracks the sign bit in the result from an arithmetic, comparison, or bitwise logical instruction: "1" for negative, "0" for positive.

• Bit 4: Overflow flag (OV)

This bit goes to "1" if a signed arithmetic instruction produces a carry out of or a borrow into bit 7—that is, a result that does not fit into the twos complement range available. Otherwise, it

goes to "0."

• Bit 3: Master interrupt enable bit (MIE)

This bit is a mask controlling the acceptance of maskable interrupt requests. Setting it to "1" enables such interrupt requests; "0" disables them.

The hardware automatically sets this bit to "0" when it accepts a maskable interrupt request. The contents can also be directly set or reset with the EI and DI instructions.

• Bit 2: Half carry flag (HC)

This bit, used in BCD arithmetic, goes to "1" if an arithmetic or comparison instruction produces a carry out of or a borrow into bit 3 or bit 11. Otherwise, it goes to "0."

• Bits 1 and 0: Exception level (ELEVEL)

This field gives the current exception level, an integer between 0 and 3 indicating the interrupt priority. The higher this number, the greater the priority. For a list of interrupts and their exception/priority levels, see Section 1.3.7 "Interrupt Operation."

The U8 hardware accepts an interrupt request only if its interrupt priority is the same or greater than the current exception level (ELEVEL) setting.

1.2.2.1.1 Instructions Modifying PSW Flags

For further details on instructions modifying PSW flags and the exact nature of those modifications, see Section 3.2 "Instructions by Functional Group" and Chapter 4 "Appendix."

1.2.2.2 Program Counter (PC)



This 16-bit register holds the offset portion of the address of the next instruction to be executed. The hardware automatically increments it immediately after fetching an instruction from program/code memory, creating the cycle necessary for sequential execution. Branch and other instructions, however, break this cycle by overwriting this default with a different address.

Instructions always start on word boundaries, so the hardware increments the program counter (PC) by two each time and forces the lowest bit in any address loaded to "0" to enforce this alignment.

After a reset, the program counter (PC) starts with the contents of the vector corresponding to the reset factor.

When the hardware accepts an interrupt request, it automatically saves the contents of this register for use as part of the return address in the exception link register (ELR1 to ELR3) for the current exception level (ELEVEL) setting. The RTI instruction at the end of the interrupt handler restores them.

1.2.2.3 Code Segment Register (CSR)



This 4-bit register holds the physical segment number (0 to 15) portion of the address for the current instruction. The remaining 16 bits (0 to FFFFH), representing an offset within that physical segment, come from the program counter (PC). Together, these two registers specify a 20-bit address (CSR:PC) accessing the entire program/code memory space.

Address calculations apply only to the 16-bit offset, ignoring any over- or underflow, so never modify the CSR contents. The same applies to PC overflow. Program execution thus continuously cycles through the addresses in the same physical segment until the program explicitly overwrites the CSR contents.

The following actions modify the CSR contents.

- interrupt acceptance: CSR goes to zero.
- reset : CSR goes to zero.
- B Cadr instruction: CSR goes to the value specified in the instruction.
- BL Cadr instruction: CSR goes to the value specified in the instruction.
- RTI instruction: CSR goes to the value from the ECSR register corresponding to the current

exception level (ELEVEL) setting from program status word (PSW).

- RT instruction: CSR goes to the value from the LCSR register.
- POP PC instruction: CSR goes to the value from the stack.

When the hardware accepts an interrupt request, it automatically saves the contents of this register for use as part of the return address in the ECSR register (ECSR1 to ECSR3) for the current exception level (ELEVEL) setting. The RTI instruction at the end of the interrupt handler restores them.

After a reset, this register contains zero.



1.2.2.4 Link Registers (LR, ELR1, ELR2, and ELR3)

These four 16-bit registers are for saving the contents of the program counter (PC) during subroutines (LR) and interrupt handlers (ELR1 to ELR3). The lowest bit is always "0."

The LR register holds the offset portion of the return address for a subroutine called with a BL instruction. The RT instruction at the end of the subroutine loads the LR contents back into the program counter (PC).

Note that the program has a choice of two instructions for returning from a subroutine to its caller: RT or POP. For further details, see Section 1.4 "Exception Levels and Backup Registers."

The registers ELR1 to ELR3 hold the offset portions of the return addresses for interrupt handlers at the corresponding exception levels. The hardware saves the return address using the index number assigned to the interrupt being accepted. For a list of interrupts and their exception/priority levels, see Section 1.3.7 "Interrupt Operation."

Note that modifying the ELEVEL portion of the program status word (PSW) in software requires particular care because it changes the index pointing to the most recently used ELR-ECSR register pair.

Note also that the ELR3-ECSR3 register pair is only physically present in models including the on-chip debugger. Accessing these registers on other models leads to unpredictable operation. Always check the User's Manual for the target device first.



1.2.2.5 CSR Backup Registers (LCSR, ECSR1, ECSR2, and ECSR3)

These four 4-bit registers are for saving the contents of the code segment register (CSR) during subroutines (LCSR) and interrupt handlers (ECSR1 to ECSR3).

The LCSR register holds the physical segment portion of the return address for a subroutine called with a BL instruction. The RT instruction at the end of the subroutine loads the LCSR contents back into the code segment register (CSR).

Note that the program has a choice of two instructions for returning from a subroutine to its caller: RT or POP. For further details, see Section 1.4 "Exception Levels and Backup Registers."

The registers ECSR1 to ECSR3 hold the physical segment portions of the return addresses for interrupt handlers at the corresponding exception levels. The hardware saves the return address using the index number assigned to the interrupt being accepted. For a list of interrupts and their exception/priority levels, see Section 1.3.7 "Interrupt Operation."

Note that modifying the ELEVEL portion of the program status word (PSW) in software requires particular care because it changes the index pointing to the most recently used ELR-ECSR register pair.

Note also that the ELR3-ECSR3 register pair is only physically present in models including the on-chip debugger. Accessing these registers on other models leads to unpredictable operation. Always check the User's Manual for the target device first.

1.2.2.6 PSW Backup Registers (EPSW1, EPSW2, and EPSW3)



These three 8-bit registers are for saving the contents of the program status word (PSW) during interrupt handlers.

The hardware saves the program status word (PSW) using the index number assigned to the interrupt being accepted. For a list of interrupts and their exception/priority levels, see Section 1.3.7 "Interrupt Operation."

Note that modifying the ELEVEL portion of the program status word (PSW) in software requires particular care because it changes the index pointing to the most recently used EPSW register.

Note also that the EPSW3 register is only physically present in models including the on-chip debugger. Accessing this register on other models leads to unpredictable operation. Always check the User's Manual for the target device first.

1.2.2.7 Stack Pointer (SP)



This 16-bit register holds a pointer to the start of the stack for saving and restoring the contents of registers—with the PUSH and POP instructions, for example.

Stack operations are always word sized. One saving word-sized data to the stack subtracts 2 from this register and then copies the data to that new address. Restoring data copies a word from the stack to the specified destination and then adds 2 to this register.

There is no automatic word alignment. If the contents of this register are odd, that address is used as is.

This register is an independent one, fully accessible from programs with the appropriate instructions—PUSH and POP, for example.

After a reset, this register contains the contents of addresses 0000H and 0001H in the program/code memory in its lower and upper bytes, respectively.

1.2.2.8 EA Register (EA)



This 16-bit register holds an address for use by instructions that access data memory indirectly via this register.

These 16 bits are sufficient for accessing data memory addresses in physical segment #0. Accessing physical segments #1 and higher, however, requires prefixing this offset with the contents of the data segment register (DSR), described below, to form a 24-bit address (DSR:EA).

This register is accessible from programs with the LEA instruction for loading it and with the stack manipulation instructions PUSH and POP.

1.2.2.9 Address Register (AR)



This 16-bit register temporarily holds an address for use by instructions accessing data memory. It is for the exclusive use by the U8 core, so is not accessible from programs.

1.2.2.10 Data Segment Register (DSR)

	7	6	5	4	3	2	1	0
DSR					1	1	1	1
-								

This 8-bit register holds a physical segment number for accessing data memory in physical segments #1 and higher. This number can be anywhere between 0 and 255.

Accessing addresses within the specified physical segment uses the 16-bit offset (0 to FFFFH) in the EA address—that is, a 24-bit address with the contents of this register in the top eight bits and the contents of the EA register in the lower 16 bits.

Memory access instructions specifying a numeric value for the physical segment first update DSR to this new value. Those with the notation DSR in that position use the current contents of this register. In the absence of either notation, the instruction always ignores the DSR contents and uses physical segment #0.

	L	R0	,5:1234H	,	Set DSR to 5 and load R0 from 5:1234H, an address in physical segments #1 and higher.
,	LEA ST	R0	55AAH ,3:[EA+]	;	Set DSR to 3 and store the contents of R0 in 3:55AAH, an address in physical segments #1 and higher.
	ST	R1	,3:[EA+]	;	Increment EA. Set DSR to 3 and store the contents of R1 in 3:55ABH, an address in physical segments #1 and higher. Increment EA.
	ST	R2	,3:[EA+]	;	Set DSR to 3 and store the contents of R2 in 3:55ACH, an address in physical segments #1 and higher. Increment EA.
;	1	PO	5·123/H		Set DSP to 5 and load P0 from 5:1234H an address in
	L	Rυ	,5.125411	,	physical segments #1 and higher.
	L	R1	,1234H	;	Load R1 from offset 1234H in data memory physical segment #0
	L	R2	,01235H	;	Set DSR to 0 and load R2 from offset 1235H in data memory physical segment #0.
;	IFA	AA55H			
	L	R5,DSF	R: [EA+]	, ,	Load R5 from the physical segment currently in DSR using the offset in EA (AA55H).
				;	Increment EA.
	L	R6,DSF	R:[EA+]	;	Load R6 from the physical segment currently in DSR using the offset in EA (AA56H).
				;	Increment EA.

The following code fragment gives some examples of data memory access.

After a reset, this register contains zero.

1.3 Memory Spaces

The U8 memory space consists of 256 physical segments of 64K bytes each. It is shared by a 1-megabyte program/code memory space (0:0000H to F:FFFFH) and a 16-megabyte data memory space (0:0000H to F:FFFFH). Physical segment #0, however, has a different structure from the others, #1 and higher.

1.3.1 Program/Code Memory Space

The U8's 1-megabyte program/code memory space features 16 physical segments with 32 kilowords each. Its primary uses are holding the machine code necessary for program execution and read-only data tables. Programs access this space with 20-bit addresses (CSR:PC) combining the contents of the code segment register (CSR) in the top four bits and those of the program counter (PC) in the remaining 16 bits. The contents of the code segment register (CSR) are called the code segment.

Such address calculations as incrementing the program counter (PC) and adding or subtracting a displacement to calculate a relative branch target ignore any over- or underflow, so never modify the CSR contents.

The ROM window, a special region in physical segment #0, is accessible using RAM addressing.

Access with a physical segment uses a 16-bit offset between 0 and 0FFFEH. Address calculations affect only this 16-bit offset and ignore any over- or underflow.

The following illustrates the layout of this memory space.



1.3.2 Vector Table

Addresses 0:0H to 0:0FEH in the program/code memory space are reserved for a vector table containing 16-bit offsets to the routines processing resets and interrupts. Each vector in the table starts at an even address. The hardware automatically resets the code segment register (CSR) to zero, so these routines must always start in physical segment #0.



Figure 1.4. Vector Table

1.3.2.1 Reset Vectors

This portion of the vector table holds the entry points for processing resets—that is, the initial value for the stack pointer at address 0 and the reset routine entry points at addresses 2 and 4.



1.3.2.2 Interrupt Vectors

1.3.2.2.1 Hardware Interrupt Vectors

This portion of the vector table holds the entry points for processing hardware interrupts. There are two nonmaskable interrupt requests, NMICE and NMI, plus room for up to 59 maskable ones.



Figure 1.6. Hardware Interrupt Vectors

1.3.2.2.2 Software Interrupt Vectors

This portion of the vector table holds the entry points for interrupt requests from SWI instructions in the program.



Figure 1.7. Software Interrupt Vectors

1.3.2.3 Writing Vector Table

In assembly language, use DW directives with labels representing the entry points as their operands as shown in the following code fragment.

Note that only the reset vectors must always be present. If the program does not use these interrupts, this region is available for normal program code.

```
:
;reset vector table
;
                     at
                                          0000h
          cseg
                     spinit
                                                       ; Initial value for stack pointer
          dw
                     start
          dw
                                                       ; Initial value for program counter
                     brk
          dw
                                                       ; Reset routine entry point for BRK instruction
                     0008h
          org
                     nmi_entry
                                                       ; Nonmaskable interrupt
          dw
                     Int1_entry
                                                       ; Maskable interrupt #0
          dw
          dw
                     Int2_entry
                                                       ; Maskable interrupt #1
                     ·
;
;software interrupts
;
                                          0080h
          cseg
                     at
                                                       ; Software interrupt #0
swi_0:
          dw
                     sw0_entry
swi_1:
          dw
                     sw1_entry
                                                       ; Software interrupt #1
                     :
;
;start of main procedure
start:
                                                       ; Program entry point
                     :
                     :
                     :
```

1.3.3 Program/Code Memory Space

From the programming standpoint, there is no logical difference between physical segment #0 and the others. The linker and other tools automatically assign the program code to onboard memory available on the chip and then to external memory.

1.3.4 DSR Prefix Instructions

The U8 architecture divides memory spaces into physical segments of 64K bytes each, so accessing data in a physical segment other than physical segment #0 requires manipulating the data segment register (DSR) with one of the following three DSR prefix instructions.

DSR Prefix Instruction	Function
1110_0011_iiii_iiii	Load DSR with the 8-bit immediate value iiii_iii.
1001_0000_dddd_1111	Load DSR with the contents of the general register Rd.
1111_1110_1001_1111	Use the current DSR value.

DSR prefix instructions have this prefixing effect only when they immediately precede a memory access instruction. Memory access instructions without an immediately preceding DSR prefix instruction access physical segment #0.

The hardware automatically disables all interrupts between a DSR prefix instruction and the immediately following instruction. For further details, see Section 1.5 "Interrupt Blocking" below.

Note: To prevent unintended operation and provide the strongest checking possible of memory access, the U8 assembly language specifications deliberately forbid the use of the DSR prefix instructions in program source code. Instead, use the corresponding DSR prefix inside the memory access instruction itself. For further details, see Section 2.3 "Memory Addressing" below.

1.3.5 Data Memory Space

The U8's 16-megabyte data memory space features 256 physical segments with 64 kilobytes each. Its primary use is holding data that is written as well as read.

Programs access this space with 24-bit addresses (DSR:AR) combining the contents of the data segment register (DSR) in the top eight bits and those of the address register (AR) in the remaining 16 bits. The contents of the data segment register (DSR) are called the data segment.

Physical segment #0 consists of the ROM window plus one or two data regions. The ROM window is a special region accessing program/code memory addresses using RAM addressing. The corresponding data memory addresses are not physically present. The primary use for this window is accessing table data in ROM.

0000H ROM window Machine code for instruction ххххн **OFFFFH** #0 #1 #n #255 (max.) Physical segments #1 Physical segment #0 and higher Bahk/ Offset within bank/segment segment DSR[7:0] DATA_BUS/8 ADDRESS_BUS/16 AR[15:0] U 8

The following illustrates the layout of this memory space.

1.3.5.1 Data Types

This Section describes the data types supported by U8 instructions.

Unsigned Byte

This data type is used by instructions operating on bytes. Values range from 0 to 255. Arithmetic operations that underflow or overflow this range set the carry flag (C) to "1" and discard all but the lowest eight bits to produce a result modulo 256.

Bit operations manipulate individual bits. The bits are numbered 0 to 7 from the least significant bit (LSB) to the most significant bit (MSB).

Signed Byte

This data type is used by instructions operating on bytes. The top bit is considered the sign bit, producing twos complement values ranging from -128 to +127. Arithmetic operations that underflow or overflow this range set the overflow flag (OV) to "1."

Unsigned Word

This data type is used by instructions operating on words. Values range from 0 to 65,535. Arithmetic operations that underflow or overflow this range set the carry flag (C) to "1" and discard all but the lowest 16 bits to produce a result modulo 65,536.

Memory storage is little endian, with the lower byte (bits 7 to 0) preceding the upper (bits 15 to 8). Data memory requires word boundary alignment with the lower byte at an even address and the upper at the next, odd address. Program/code memory does not impose this restriction. The address of word data is always the address of its lower byte.

Bitwise operations manipulate individual bits. The bits are numbered 0 to 15 from the least significant bit (LSB) to the most significant bit (MSB).

Signed Word

This data type is used by instructions operating on words. The top bit is considered the sign bit, producing twos complement values ranging from -32768 to + 32767. Arithmetic operations that underflow or overflow this range set the overflow flag (OV) to "1."

Memory storage is little endian, with the lower byte (bits 7 to 0) preceding the upper (bits 15 to 8). Data memory requires word boundary alignment with the lower byte at an even address and the upper at the next, odd address. Program/code memory does not impose this restriction. The address of word data is always the address of its lower byte.

Bit

This data type is used by instructions operating on bits. The only values are "0" and "1." This type applies to individual bits in most registers and all bits in memory. Bit addressing uses the name of a byte-sized register or a memory address plus, the dot operator, and the number (0 to 7). The operations available for these bits include transfers, logical operations, and bit test and jump.

1.3.5.2 Address Assignment

Memory addresses are in bytes. Byte addressing assigns a unique address to every byte in memory. These addresses run from 0 to FFFFH (65,535) in each 64-kilobyte physical segment.

The U8 architecture separates memory into program/code memory and data memory, each with their own set of byte addresses.

1.3.5.3 Word Boundaries

The U8 data memory has word boundaries. The hardware automatically enforces word alignment by ignoring the lowest bit in the address, forcing it to "0." Instructions accessing word-, double word-, or quad word-sized data using odd-numbered therefore access the preceding even-numbered address without triggering an addressing error. The programmer must, therefore, assign these larger data types to word boundaries. Note that there are no additional boundaries for multiword types. The only requirement is that they be on word boundaries.

Program/code memory also has word boundaries. So too does program/code memory accessed by the ROM window.



Figure 1.8. Word Boundaries in Memory

1.3.5.4 ROM Window

This window, assigned to an unused portion of physical segment #0 in data memory, is for accessing the corresponding program/code memory addresses with RAM addressing. The U8 architecture thus does not need special instructions for accessing data in program/code memory (ROM). Using a RAM access instruction with an address in the ROM window produces the same result.

Accessing an address in the ROM window takes, however, more instruction cycles than the same instruction accessing data memory. For further details, see Section 3.3 "Instruction Execution Times."

The ROM window supports only read access. Writing to a ROM window address does not produce meaningful results.

1.3.6 Hardware Memory Models

The U8 architecture provides hardware control over the number of physical segments accessible as program/code memory: 64 kilobytes (32 kilowords) or 1 megabyte (512 kilowords). The procedure for specifying this hardware memory model is in the User's Manual for the target device.

Model Name	Program/Code Addresses	CSR CSR Backup Registers
SMALL	Program memory: 0H - FFFFH Data memory: 0H - FF:FFFFH	Not used
LARGE	Program memory: 0H - F:FFFFH Data memory: 0H - FF:FFFFH	Used

The following Table summarizes the models available.

The choice of hardware memory model affects the following aspects of operation.

- Amount of program/code memory available
- Operation of subroutine calls and corresponding RT instructions
- Operation of interrupts and corresponding RTI instructions
- Operation of PUSH and POP instructions

	SMALL	LARGE
Amount of program/code memory available	64K bytes	1M bytes
	(0H - 0FFFFH)	(0H - F:FFFFH)
Registers saved during subroutine call	PC	PC
		CSR
Registers restored by RT instruction	PC	PC
		CSR
Registers saved during interrupt acceptance	PC	PC
	PSW	PSW
		CSR
Registers restored by RTI instruction	PC	PC
	PSW	PSW
		CSR
	LR	LR
Registers saved by PUSH LR/ELR		LCSR
instruction	ELR	ELR
		ECSR
	LR	LR
Registers restored by POP LR/PC instruction		LCSR
	РС	PC
		CSR

The following Table outlines these differences in more detail.

1.3.7 Interrupt Operation

1.3.7.1 Interrupt Acceptance

The U8 hardware accepts an interrupt request (NMICE, NMI, or MI) only if its interrupt level is the same or greater than the current exception level (ELEVEL) setting.

The following Table lists the interrupt level, an integer between 0 and 3 indicating the interrupt priority, for each type of interrupt.

Interrupt Type	Interrupt Level	
Emulator interrupt (NMICE)*1	3	
Nonmaskable interrupt (NMI)	2	
Software interrupt (SWI)	1	
Maskable interrupt (MI)	1	

*1 This interrupt request requires an in-circuit emulator. It is not available to user application programs.

An exception level (ELEVEL) setting of zero indicates that there are no interrupt requests pending.

The higher the interrupt level, the greater the priority.

When the hardware accepts an interrupt request, it saves the interrupt level in the ELEVEL field of the program status word (PSW).

When the U8 hardware receives an interrupt request, it first compares the interrupt level with the current exception level (ELEVEL) setting. If the interrupt level is the same or greater than ELEVEL, the hardware loads the program counter (PC) from the appropriate entry in the vector table.

Address in vector table	Description
0000H	Initial value for stack pointer
0002H	Reset routine entry point for external reset input or BRK instruction with exception level (ELEVEL) setting of 2 or 3
0004H	Reset routine entry point for BRK instruction with exception level (ELEVEL) setting of 0 or 1
0006H	Interrupt handler entry point for emulator interrupt (NMICE)
0008H - 007EH	Interrupt handler entry points for nonmaskable (NMI) and maskable (MI) interrupts
0080H - 00FEH	Interrupt handler entry points for software interrupts (SWI)

The following gives the detailed acceptance procedure for each interrupt type.

1.3.7.2 Nonmaskable Interrupts (NMI)

User application programs have no means of masking nonmaskable interrupts. When the hardware detects one, control immediately transfers to the appropriate NMI interrupt handler. If the CPU is already executing the NMI interrupt handler, control still returns to the beginning.

The hardware masks them, however, in the following situations.

- Between a reset (either hardware reset input or a BRK instruction with an ELEVEL setting of 3) and the end of the first instruction in the reset handler
- Between the start of the interrupt acceptance cycle and the end of the first instruction in the interrupt handler
- Between a DSR prefix instruction and the immediately following instruction

A nonmaskable interrupt request automatically causes the hardware to perform the following actions.

- 1. Save PC in ELR2.
- 2. Save CSR in ECSR2.
- 3. Save PSW in EPSW2.
- 4. Set ELEVEL field in PSW to 2.
- 5. Reset CSR to zero.
- 6. Load program counter (PC) from vector table.
- 7. Disable interrupt requests for the duration of the first instruction in the interrupt handler.

The processing time required for the above actions is 3 cycles, however, when the interruption occurs immediately after the instruction using [EA+] addressing, the interruption sequence is started after one machine cycle of wait cycles is performed. For further details, see Section 3.3 "Instruction Execution Times."

The NMI interrupt handler can exit in different ways. For further details, see Section 1.4 "Exception Levels and Backup Registers."

1.3.7.3 Maskable Interrupts (MI)

Maskable interrupts have many sources among the onboard peripherals and external input pins. The hardware only accepts them, however, if the MIE bit in the program status word (PSW) is "1."

The hardware masks them, however, in the following situations.

- Between a reset (either hardware reset input or a BRK instruction with an ELEVEL setting of 3) and the end of the first instruction in the reset handler
- Between the start of the interrupt acceptance cycle and the end of the first instruction in the interrupt handler
- Between a DSR prefix instruction and the immediately following instruction
- While the ELEVEL setting is 2 or 3

Acceptance of a maskable interrupt request automatically causes the hardware to perform the following actions.

- 1. Save PC in ELR1.
- 2. Save CSR in ECSR1.
- 3. Save PSW in EPSW1.
- 4. Set ELEVEL field in PSW to 1.
- 5. Set MIE bit in PSW to "0" to disable further interrupt requests.
- 6. Reset CSR to zero.
- 7. Load program counter (PC) from vector table.
- 8. Disable all interrupt requests for the duration of the first instruction in the interrupt handler.

The processing time required for the above actions is 3 cycles, however, when the interruption occurs immediately after the instruction using [EA+] addressing, the interruption sequence is started after one machine cycle of wait cycles is performed. For further details, see Section 3.3 "Instruction Execution Times."

The MI interrupt handler can exit in different ways. For further details, see Section 1.4 "Exception Levels and Backup Registers."
1.3.7.4 Software Interrupts (SWI)

Software interrupts come from inside the user application program, so are immediately accepted. The operand to the SWI instruction specifies the interrupt number.

A software interrupt request automatically causes the hardware to perform the following actions.

- 1. Save PC in ELR1.
- 2. Save CSR in ECSR1.
- 3. Save PSW in EPSW1.
- 4. Set ELEVEL field in PSW to 1.
- 5. Set MIE bit in PSW to "0" to disable further interrupt requests.
- 6. Reset CSR to zero.
- 7. Load program counter (PC) from vector table.
- 8. Disable all interrupt requests for the duration of the first instruction in the interrupt handler.

The processing time required for the above actions is 3 cycles, however, when the SWI instruction is executed immediately after the instruction using [EA+] addressing, the interruption sequence is started after one machine cycle of wait cycles is performed. For further details, see Section 3.3 "Instruction Execution Times."

The software interrupt handler can exit in different ways. For further details, see Section 1.4 "Exception Levels and Backup Registers."

1.4 Exception Levels and Backup Registers

The U8 architecture provides three sets of backup registers for saving the contents of the program counter (PC), code segment register (CSR), and program status word (PSW) during subroutine calls and interrupt handlers. The PC and CSR backup registers apply to both situations; the PSW ones, only to interrupt handlers.

The following Table summarizes the use of these backup registers.

PC Backup Registers

Name	Description
LR	This holds the offset portion of the return address for a subroutine call with the BL instruction.
ELR1	This holds the offset portion of the return address for a maskable interrupt or a SWI instruction.
ELR2	This holds the offset portion of the return address for a nonmaskable interrupt.
ELR3	This holds the offset portion of the return address for an emulator interrupt.

CSR Backup Registers

Name	Description
LCSR	This holds the physical segment portion of the return address for a subroutine call with the BL instruction.
ECSR1	This holds the physical segment portion of the return address for a maskable interrupt or a SWI instruction.
ECSR2	This holds the physical segment portion of the return address for a nonmaskable interrupt.
ECSR3	This holds the physical segment portion of the return address for an emulator interrupt.

PSW Backup Registers

Description	
This holds the PSW from just before a maskable interrupt or a SWI	
instruction.	
This holds the PSW from just before a nonmaskable interrupt.	
This holds the PSW from just before an emulator interrupt.	

LR and LCSR are saved by the BL instruction calling a subroutine and restored by the RT instruction ending the subroutine.

The ELR, ECSR, and EPSW registers used depend on the index value from the ELEVEL field in the program status word (PSW). The hardware saves to them during the interrupt acceptance cycle; the RTI instruction at the end of the interrupt handler restores from them.

Note that the sets provide only one register for each level. If subroutines or interrupt handlers are nested, therefore, it is not possible to return with the RT and RTI instructions normally used. The subroutine or interrupt handler must use PUSH instructions to save register contents to the stack before nesting and

return with POP instructions instead.

Choosing the appropriate method for saving these registers depends on the CPU state, so requires particular attention during the design phase. The following pages show how to tailor the user application program to the U8 execution state.

The following describes the programming considerations for each possible ELEVEL setting and for whether the user application program nests subroutine and interrupts.

A: ELEVEL is 0

An exception level (ELEVEL) setting of zero indicates that there are no interrupt requests pending. How procedures begin and end depends solely on whether subroutines are nested.

A-1: Subroutines are not nested.

Beginning of procedure: No special steps necessary.

End of procedure: Restore PC from LR with an RT instruction.

A-2: Subroutines are nested.

Beginning of procedure: Use PUSH LR instruction to save return address to the stack.

End of procedure: Use POP LR instruction instead of RT to return from subroutine.

Example for A-2



B: ELEVEL is 1

An exception level (ELEVEL) setting of 1 indicates a maskable interrupt. In addition to the considerations under A above, how procedures begin and end also depends on whether interrupts are nested.

B-1: Subroutines are not nested.

B-1-1: Interrupts are not nested.

Beginning of procedure: No special steps necessary.

End of procedure: Restore PC from ELR1 and PSW from EPSW1 with an RTI instruction.

B-1-2: Interrupts are nested.

Beginning of procedure:	Use PUSH ELR, EPSW instruction to save return
	address and current PSW to the stack.

End of procedure: Restore PC and PSW from stack with POP LR, PSW instruction instead of RTI.

Example for B-1-1 and B-1-2

Intrrpput_B-1-1: ; B-1-1 example : :	Intrrpput_B-1-2: PUSH ELR,EPSW	; B-1-2 example ; Save ELR and EPSW contents to ; stack at beginning of interrupt ; handler
: RTI ; Terminate interrupt handler ; by restoring PC from ELR1 ; and PSW from EPSW1 with ; RTI instruction	EI : : : :	; Enable interrupts
	POP PC ,PSW	; Terminate interrupt handler by ; restoring PC and PSW from stack

B-2: Subroutines are nested.

B-2-1: Interrupts are not nested.

Beginning of procedure: Use PUSH LR instruction to save return address to the stack.

End of procedure: Use POP LR instruction to restore return address and then RTI to return from subroutine.

B-2-2: Interrupts are nested.

Beginning of procedure:	Use PUSH LR, ELR, EPSW instruction to save
	return addresses and current PSW to the stack.

End of procedure: Restore PC and PSW from stack with POP LR, PSW, LR instruction instead of RTI.

Example for B-2-2



C: ELEVEL is 2

An exception level (ELEVEL) setting of 2 indicates a nonmaskable interrupt. The backup registers used are ELR2, EPSW2, and ECSR2.

C-1: Subroutines are not nested.

Beginning of procedure: No special steps necessary.

End of procedure: Restore PC from ELR2 and PSW from EPSW2 with an RTI instruction.

C-2: Subroutines are nested.

Beginning of procedure: Use PUSH LR instruction to save return address to the stack.

End of procedure: Use POP LR instruction to restore return address and then RTI to return from interrupt handler.

Example for C-2

Procedure_C-2: PUSH LR	; C-2 example ; Save LR contents to stack at ; beginning of interrupt handler	
:	;	PROC_1:
BL proc_1	; Call nested subroutine proc_1	
POP LR RTI	;Restore LR contents from stack ; Terminate interrupt handler	RT ; Terminate interrupt handler by ; loading PC from LR

Choosing the appropriate method for saving these registers depends on the CPU state, so requires particular attention during the design phase.

1.5 Interrupt Blocking

As has already been mentioned above, the hardware masks all pending interrupt requests for the duration of the following situations.

(1) Between the start of the interrupt acceptance cycle and the end of the first instruction in the interrupt handler

The hardware delays acceptance of the new interrupt request until it has completed execution of the first instruction in the interrupt handler for the old.

(2) Between a DSR prefix instruction and the immediately following instruction

The hardware delays acceptance of the new interrupt request until it has completed execution of both instructions in the pair.

For further details on DSR prefix instructions, see Section 1.3.4 "DSR Prefix Instructions." Although a sequence of DSR prefix instructions properly re-enables interrupt requests, such sequences must not appear in program code as they can lead to unintended behavior.

1.6 Stack Modifications

This Section summarizes the effects that PUSH and POP instructions have on the stack. For further details, see Chapter 3 "Instruction Descriptions."

The stack pointer (SP) always moves by an even number of bytes. If the PUSH instruction operand represents an odd number of bytes, the hardware first introduces a dummy cycle that decrements SP without saving any other registers. This dummy cycle writes an indeterminate byte of data to the stack. Similarly, if the POP instruction operand represents an odd number of bytes, the hardware restores the register and then introduces a dummy cycle that increments SP without restoring any registers.

Note that the operation of instructions specifying LR or ELR as the operand depends on the hardware memory model.

The following Figures illustrate the operation of these two instructions.



PUSH R0 / POP R0

PUSH ER0 / POP ER0



PUSH XR0 / POP XR0



PUSH QR0 / POP QR0



PUSH EPSW / POP PSW



PUSH EA / POP EA



PUSH ELR / POP PC (SMALL model)



PUSH ELR / POP PC (LARGE model)





PUSH LR / POP LR (SMALL model)

PUSH LR / POP LR (LARGE model)



2. Addressing Types

2.1 Addressing Types

The nX-U8/100 architecture has four addressing types:

- register addressing for accessing internal and coprocessor registers
- memory addressing for accessing data memory and program/code memory inside the ROM window
- immediate addressing for specifying numeric values
- program/code memory addressing for accessing program/code memory

2.2 Register Addressing

The following register addressing types access the contents of the specified register.

Addressing	Function
Notation	
Rn	This addressing type accesses the contents of the specified byte-sized general register (Rn) .
ERn	This addressing type accesses the contents of the specified word-sized general register (ER n). When the instruction table lists ER n in an operand, BP may be substituted for ER12 and FP for ER14.
XRn	This addressing type accesses the contents of the specified double word-sized general register (XRn) .
QRn	This addressing type accesses the contents of the specified quad word-sized general register (QRn) .
CRn	This addressing type accesses the contents of the specified byte-sized coprocessor register (CRn).
CERn	This addressing type accesses the contents of the specified word-sized coprocessor register (CER n).
CXRn	This addressing type accesses the contents of the specified double word-sized coprocessor register ($CXRn$).
CQRn	This addressing type accesses the contents of the specified quad word-sized coprocessor register (CQR n).
PC	This addressing type accesses the contents of the program counter.
LR	This addressing type accesses the contents of the link register.
EA	This addressing type accesses the contents of the EA register.
SP	This addressing type accesses the contents of the stack pointer.
PSW	This addressing type accesses the contents of the program status word.
ELR	This addressing type accesses the contents of an exception link register.
ECSR	This addressing type accesses the contents of a CSR backup register.
EPSW	This addressing type accesses the contents of a PSW backup register.
Rn.bit_offset	This addressing type accesses the contents of bit specified by bit_offset in general register Rn.

2.3 Memory Addressing

This addressing type accesses the contents of an address in the data memory space.

Accessing data in a physical segment other than physical segment #0 requires manipulating the data segment register (DSR) with a DSR prefix instruction.

To prevent unintended operation and provide the strongest checking possible of memory access, the U8 assembly language specifications deliberately forbid the use of the DSR prefix instructions in program source code. Instead, use the corresponding DSR prefix inside the memory access instruction itself.

DSR Prefix Instruction	Function	Corresponding Prefix
1110_0011_iiii_iiii	Load DSR with the 8-bit immediate value iiii_iii.	<i>pseg_addr</i> : or FAR
1001_0000_dddd_1111	Load DSR with the contents of the general register Rd.	R <i>d</i> :
1111_1110_1001_1111	Use the current DSR value.	DSR :

Assembly Language Source Code		y Language Source Code	Actual Instruction Sequence
L	R0,	<u>1:</u> 2345H	DSR ← 1 R0 ← [2345H]
L	R0,	<u>R1:</u> [ER2]	DSR \leftarrow R1 R0 \leftarrow [ER2]
ST	R1,	DSR:[EA]	$[(DSR < <16) EA] \leftarrow R1$

The following Table shows examples of these prefixes on the left and their results on the right.

The underlined portions in the above Table indicate the DSR prefixes producing the desired DSR manipulations.

If there is no DSR prefix, the instruction accesses physical segment #0 in the data memory space.

2.3.1 Register Indirect Addressing

The following register indirect addressing types access the contents of the data memory address in the specified register.

Addressing	Function			
Notation				
[EA]	This addressing ty offset in the EA reg	pe accesses the cor gister.	ntents of the data m	nemory space at the
	Effective address	s calculation	Effective address	S
pseg_addr:[EA]	This variant uses the	ne physical segment	t number specified b	oy #pseg_addr.
DSR:[EA]	This variant uses the	ne physical segment	t number in DSR.	
Rd:[EA]	This variant uses the	ne physical segment	t number in general	register Rd.
[EA+]	This addressing type accesses the contents of the data memory space at the offset in the EA register.After the access, the contents of the EA register are incremented by the operand size in bytes and, for all sizes except byte, rounded down to an even address.			
	Operand size	EA Contents	Increment	_
	Byte	Even	1	
	Mord	Odd	1	-
	vvora	Even Odd	2	
	Double word	Even	4	-
		Odd	3	_
	Quad word	Even	8	
		Odd	7	-
	Effective address	calculation Effective a	address	
	15	01	5	0
	EA	_		
	Contents increased after access	emented		

Addressing Notation	Function		
pseg_addr:[EA+]	This variant uses the physical segment number specified by <i>#pseg_addr</i> .		
DSR:[EA+]	This variant uses the physical segment number in DSR.		
R <i>d</i> :[EA+]	This variant uses the physical segment number in general register Rd.		
[ERn]	This addressing type accesses the contents of the data memory space at the offset in the word-sized general register ER <i>n</i> . [BP] instead of [ER12] and [FP] instead of [ER14] are also acceptable. Effective address calculation Effective address		
pseg_addr:[ERn]	This variant uses the physical segment number specified by #pseg_addr.		
DSR:[ER <i>n</i>]	This variant uses the physical segment number in DSR.		
Rd:[ER n]	This variant uses the physical segment number in general register Rd.		
Disp16[ERn]	This addressing type accesses the contents of the data memory space at the byte address formed by adding the displacement <i>Disp16</i> to the contents of the word-sized general register ER <i>n</i> . Effective address calculation Effective address $I_{15}^{15} = 0$		
	15 0 Disp16		
pseg_addr:Disp16[ERn]	This variant uses the physical segment number specified by <i>#pseg_addr</i> .		
DSR:Disp16[ERn]	This variant uses the physical segment number in DSR.		
Rd:Disp16[ERn]	This variant uses the physical segment number in general register Rd.		

Addressing Notation	Function
Disp6[BP]	This addressing type accesses the contents of the data memory space at the byte address formed by adding the sign-extended displacement <i>Disp6</i> to the contents of the base pointer (BP). If there is no DSR prefix, this addressing type accesses physical segment #0
	in the data memory space.
	Effective address calculation Effective address 15 0 BP(=ER12) 15 5 0 Sign extension Disp6
pseg_addr:Disp6[BP]	This variant uses the physical segment number specified by <i>#pseg_addr</i> .
DSR:Disp6[BP]	This variant uses the physical segment number in DSR.
Rd:Disp6[BP]	This variant uses the physical segment number in general register Rd.
Disp6[FP]	This addressing type accesses the contents of the data memory space at the byte address formed by adding the sign-extended displacement <i>Disp6</i> to the contents of the frame pointer (FP).
	If there is no DSR prefix, this addressing type accesses physical segment #0 in the data memory space.
	Effective address calculation Effective address 15 0 15 15 0 15 0 15 0 0 0 0 0 0 0 0 0
	Sign extension Disp6
pseg_addr:Disp6[FP]	This variant uses the physical segment number specified by #pseg_addr.
DSR:Disp6[FP]	This variant uses the physical segment number in DSR.
Rd:Disp6[FP]	This variant uses the physical segment number in general register Rd.

2.3.2 Direct Addressing

The following direct addressing types access the contents of the specified data memory address.

Addressing Notation	Function
Dadr	This addressing type accesses the contents of the data memory space at the byte address in the instruction.
	Effective address
pseg_addr:Dadr	This variant uses the physical segment number pseg_addr.
DSR:Dadr	This variant uses the physical segment number in DSR.
Rd:Dadr	This variant uses the physical segment number in general register Rd.
Dbitadr	This addressing type accesses the contents of the data memory space at the bit address (<i>Dadr.bit_offset</i>) in the instruction.Effective address calculationEffective address15070
	Dadr 2 0 bit_offset
pseg_addr:Dbitadr	This variant uses the physical segment number <i>pseg_addr</i> .
DSR:Dbitadr	This variant uses the physical segment number in DSR.
Rd:Dbitadr	This variant uses the physical segment number in general register Rd.

2.4 Immediate Addressing

The following immediate value addressing types use an immediate value contained in the instruction.

Addressing	Function
#imm8	The specified value is treated as an 8-bit immediate value.
#signed8	The specified value is treated as a signed 8-bit immediate value.
	The instruction ADD SP, #imm8 treats imm8 as signed8.
	The valid range for <i>signed8</i> is between -128 and +127.
#unsigned8	The specified value is treated as an unsigned 8-bit immediate value.
	The instruction MOV PSW, #imm8 treats imm8 as unsigned8.
	The valid range for <i>unsigned8</i> is between 0 and 0FFH.
#width	The specified value is treated as a shift size.
	The valid range for <i>width</i> is between 0 and 7.
#snum	The specified value is treated as a SWI instruction vector number.
	The valid range for <i>snum7</i> is between 0 and 63.
#imm7	The specified value is treated as a signed 7-bit immediate value.
	The valid range for $imm7$ is between -64 and +63.

2.5 Program/Code Memory Addressing

The following addressing types access the contents of program/code memory addresses.

Addressing Notation	Function
Cadr	This addressing type specifies the 20-bit branch target address for the B and BL instructions. Note that it includes a physical segment number, so the instruction can produce a branch to a different physical segment. Effective address $19 \qquad 0$ $Cadr[19:0]$
Radr	This addressing type specifies a relative branch target address for the conditional branch instructions and optimized branch directives. The target must be in within the same physical segment. Effective address calculation Effective address
ERn	This addressing type specifies the contents of a word-sized general register ERn as the branch target offset for the B and BL instructions. The target must be in within the same physical segment.



3. Instruction Descriptions

This Chapter describes the detailed operation of each instruction.

3.1 Overview

nX-U8/100 core instructions have between zero and two operands. When there are two, the first is the destination; the second, the source.

These operands use the addressing types described in Chapter 2.

For ease of explication, this document uses the following symbols to describe instruction operation.

Symbol	Meaning
\leftarrow	Assignment
$+ $ or \oplus	Addition
_	Subtraction
*	Multiplication
/	Division
>>	Shift right
<<	Shift left
=	Equality
!=	Inequality
&	Bitwise AND
	Bitwise OR
٨	Bitwise exclusive OR
~	Bitwise inversion

3.2 Instructions by Functional Group

Please refer to Section 3.4 "Instruction Descriptions" about detailed operation of each instruction.

Arithmetic Instructions

Mnemonic	First operand	Second operand	С	Z	S	OV MIE H	łC	F	unction
ADD	Rn	R <i>m</i>	*	*	*	* *	*	Addition (8-bit)	$Rn \leftarrow Rn + obj$
		#imm8	*	*	*	* •	*		
MOV	Rn	R <i>m</i>		*	*			Data transfer (8-bit)	$Rn \leftarrow obj$
		#imm8		*	*				
ADDC	R <i>n</i>	R <i>m</i>	*	*	*	* *	*	Addition with carry	R <i>n</i> ←R <i>n</i> +obj+c
		#imm8	*	*	*	* *	*		
CMP	R <i>n</i>	R <i>m</i>	*	*	*	* *	*	Comparison (8-bit)	R <i>n</i> –obj
		#imm8	*	*	*	* *	*		
CMPC	Rn	R <i>m</i>	*	*	*	* :	*	Comparison with carry	Rn-obj-c
		#imm8	*	*	*	* *	*		
AND	Rn	R <i>m</i>		*	*			Bitwise AND	Rn←Rn&obj
		#imm8		*	*				
OR	R <i>n</i>	R <i>m</i>		*	*			Bitwise OR	$Rn \leftarrow Rn \mid obj$
		#imm8		*	*				
XOR	R <i>n</i>	R <i>m</i>		*	*			Bitwise exclusive OR	R <i>n</i> ←R <i>n</i> ^obj
		#imm8		*	*				
SUB	Rn	R <i>m</i>	*	*	*	* :	*	Subtraction	$Rn \leftarrow Rn - Rm$
SUBC	Rn	R <i>m</i>	*	*	*	* *	*	Subtraction with carry	$Rn \leftarrow Rn - Rm - c$
MOV	ERn	ER <i>m</i>		*	*			Data transfer (16-bit)	$\text{ER}n \leftarrow \text{obj}$
		#imm7		*	*				
ADD	ERn	ERm	*	*	*	* :	*	Addition (16-bit)	$ERn \leftarrow ERn+obj$
		#imm7	*	*	*	* •	*		
СМР	ERn	ERm	*	*	*	* *	*	Comparison (16-bit)	ER <i>n</i> –ER <i>m</i>

Shift Instructions

Mnemonic	First operand	Second operand	С	Z	S	OV MIE HC		Function
SLL	Rn	R <i>m</i>	*				Byte-sized shift left	7 Rn 0
		#width	*				logical	C MSB LSB
SLLC	Rn	R <i>m</i>	*				Shift left logical	15 Rn 7 Rn-1 0
		#width	*				continued	C shift_data
SRA	Rn	Rm	*				Shift right arithmetic	
		#width	*					MSB LSB
SRL	Rn	R <i>m</i>	*				Shift right logical	7 Rn 0 C
		#width	*					
SRLC	Rn	R <i>m</i>	*				Shift right logical	15 R/II+J 7 R/I 0 C
		#width	*		0		continued	shift_data

Load/Store Instructions

Mnemonic	First operand	Second operand	С	Z	S	OV MIE HC	Fun	ction
L	Rn	[EA]		*	*		Byte-sized data transfer	$Rn \leftarrow [EA]$
		pseg_addr:[EA]		*	*			
		DSR:[EA]		*	*			
		Rd:[EA]		*	*			
		[EA+]		*	*		Byte-sized data transfer	$Rn \leftarrow [EA]$
		pseg_addr:[EA+]		*	*			EA←EA+1
		DSR:[EA+]		*	*			
		Rd:[EA+]		*	*			
		[ERm]		*	*		Byte-sized data transfer	$Rn \leftarrow [ERm]$
		pseg_addr:[ERm]		*	*			
		DSR:[ERm]		*	*			
		Rd:[ERm]		*	*			
		Disp16[ERm]		*	*		Byte-sized data transfer	Rn← Disp16[ERm]
		pseg_addr: Disp16[ERm]		*	*			
		DSR:Disp16[ERm]		*	*			
		Rd:Disp16[ERm]		*	*			
		Disp6[BP]		*	*		Byte-sized data transfer	$Rn \leftarrow Disp6[BP]$
		pseg_addr:Disp6[BP]		*	*			
		DSR: Disp6[BP]		*	*			
		Rd: Disp6[BP]		*	*			
		Disp6[FP]		*	*		Byte-sized data transfer	$Rn \leftarrow Disp6[FP]$
		pseg_addr:Disp6[FP]		*	*			
		DSR: Disp6[FP]		*	*			
		Rd: Disp6[FP]		*	*			
		Dadr		*	*		Byte-sized data transfer	$Rn \leftarrow Dadr$
		pseg_addr: Dadr		*	*			
		DSR:Dadr		*	*			
		Rd:Dadr		*	*			
	ERn	[EA]		*	*		Word-sized data	$ERn \leftarrow [EA]$
		pseg_addr:[EA]		*	*		transfer	
		DSR:[EA]		*	*			
		Rd:[EA]		*	*			
		[EA+]		*	*		Word-sized data	$ERn \leftarrow [EA]$
		pseg_addr:[EA+]		*	*		transfer	EA←EA+1
		DSR:[EA+]		*	*			
		R <i>d</i> :[EA+]		*	*			
		[ERm]		*	*		Word-sized data	$ERn \leftarrow [ERm]$
		$pseg_addr:[ERm]$		*	*		transfer	
		DSR:[ERm]		*	*			
		Rd:[ERm]		*	*			
		Disp16[ERm]		*	*		Word-sized data	$ERn \leftarrow Disp16[ERm]$
		pseg_addr: Disp16[ERm]		*	*		transfer	
		DSR:Disp16[ERm]		*	*			
		Rd:Disp16[ERm]		*	*			
		Disp6[BP]		*	*		Word-sized data	$ERn \leftarrow Disp6[BP]$
		pseg_addr:Disp6[BP]		*	*		transfer	
		DSR: Disp6[BP]		*	*			
		Rd: Disp6[BP]		^ 	~			
		Disp6[FP]		*	*		Word-sized data	$ERn \leftarrow Disp6[FP]$
		pseg_addr:Disp6[FP]		*	*		transfer	
		DSR: Disp6[FP]		*	*			
		Rd: Disp6[FP]		*	*			
		Dadr		*	*		Word-sized data	$ERn \leftarrow Dadr$
		pseg_addr: Dadr		*	*		transfer	
		DSR:Dadr		*	*			
		Rd:Dadr		*	*			

(continued on next page)

Load/Store Instructions (cont.)

Mnemonic	First operand	Second operand	С	Z	S	OV MIE HC	Function	n
L	XRn	[EA]		*	*		Double word-sized data	$XRn \leftarrow [EA]$
		pseg_addr:[EA]		*	*		transfer	
		DSR:[EA]		*	*			
		Rd:[EA]		*	*			
		[EA+]		*	*		Double word-sized data	$XRn \leftarrow [EA]$
		pseg_addr:[EA+]		*	*		transfer	EA←EA+1
		DSR:[EA+]		*	*			
		R <i>d</i> :[EA+]		*	*			
	QRn	[EA]		*	*		Quad word-sized data	$QRn \leftarrow [EA]$
		pseg_addr:[EA]		*	*		transfer	
		DSR:[EA]		*	*			
		Rd:[EA]		*	*			
		[EA+]		*	*		Quad word-sized data	$QRn \leftarrow [EA]$
		pseg_addr:[EA+]		*	*		transfer	EA←EA+1
		DSR:[EA+]		*	*			
		Rd:[EA+]		*	*			

Mnemonic	First operand	Second operand	С	Z	s s	OV I	MIE HC	Functi	on
ST	R <i>n</i>	[EA] pseg_addr:[EA] DSR:[EA] Rd:[EA]						Byte-sized data transfer	$[EA] \leftarrow Rn$
		[EA+] pseg_addr:[EA+] DSR:[EA+] Rd:[EA+]						Byte-sized data transfer	$[EA] \leftarrow Rn$ $EA \leftarrow EA+1$
		[ERm] pseg_addr:[ERm] DSR:[ERm] Rd:[ERm]						Byte-sized data transfer	$[\text{ER}m] \leftarrow \text{R}n$
		Disp16[ERm] pseg_addr: Disp16[ERm] DSR:Disp16[ERm] Rd:Disp16[ERm]						Byte-sized data transfer	$Disp16[\text{ER}m] \leftarrow \text{R}n$
		Disp6[BP] pseg_addr:Disp6[BP] DSR: Disp6[BP] Rd: Disp6[BP]						Byte-sized data transfer	Disp6[BP] ← Rn
		Disp6[FP] pseg_addr:Disp6[FP] DSR: Disp6[FP] Rd: Disp6[FP]						Byte-sized data transfer	Disp6[FP] ← Rn
		Dadr pseg_addr: Dadr DSR:Dadr Rd:Dadr						Byte-sized data transfer	[Dadr] ← Rn
	ERn	[EA] pseg_addr:[EA] DSR:[EA] Rd:[EA]						Word-sized data transfer	$[EA] \leftarrow ERn$
		[EA+] pseg_addr:[EA+] DSR:[EA+] Rd:[EA+]						Word-sized data transfer	[EA] ←ER <i>n</i> EA←EA+1

Mnemonic	First operand	Second operand	С	ZS	OV MIE HC	Functio	วท
ST	ERn	[ERm] pseg_addr:[ERm] DSR:[ERm] Rd:[ERm]				Word-sized data transfer	$[\text{ER}m] \leftarrow \text{ER}n$
		Disp16[ERm] pseg_addr: Disp16[ERm] DSR:Disp16[ERm] Rd:Disp16[ERm]				Word-sized data transfer	$Disp16[ERm] \leftarrow ERn$
		Disp6[BP] pseg_addr:Disp6[BP] DSR: Disp6[BP] Rd: Disp6[BP]				Word-sized data transfer	$Disp6[BP] \leftarrow ERn$
		Disp6[FP] pseg_addr:Disp6[FP] DSR: Disp6[FP] Rd: Disp6[FP]				Word-sized data transfer	$Disp6[FP] \leftarrow ERn$
		Dadr pseg_addr: Dadr DSR:Dadr Rd:Dadr				Word-sized data transfer	$[Dadr] \leftarrow \text{ER}n$
	XRn	[EA] pseg_addr:[EA] DSR:[EA] Rd:[EA]				Double word-sized data transfer	$[EA] \leftarrow XRn$
		[EA+] pseg_addr:[EA+] DSR:[EA+] Rd:[EA+]				Double word-sized data transfer	$[EA] \leftarrow XRn$ $EA \leftarrow EA+1$
	QRn	[EA] pseg_addr:[EA] DSR:[EA] Rd:[EA]				Quad word-sized data transfer	$[EA] \leftarrow QRn$
		[EA+] pseg_addr:[EA+] DSR:[EA+] Rd:[EA+]				Quad word-sized data transfer	$[EA] \leftarrow QRn$ $EA \leftarrow EA+1$

Load/Store Instructions (cont.)

Mnemonic	First operand	Second operand	С	Z	2	s	OV	' MIE	HC		Function
ADD	SP	#signed8								Addition	SP←SP+signed8
											if ELEVEL is zero
MOV	ECSD	D								Data transfer	LCSR ←R <i>m</i>
NIO V	ECSK	кт								Data transfer	if ELEVEL is nonzero
											$ECSR[ELEVEL] \leftarrow Rm$
											if ELEVEL is zero
	FIR	FRm								Data transfer	$LR \leftarrow ERm$
	LLK	LIGM								Data transfer	if ELEVEL is nonzero
											$ELR[ELEVEL] \leftarrow ERm$
	EPSW	R <i>m</i>								Data transfer	if ELEVEL is nonzero
		1011									$EPSW[ELEVEL] \leftarrow Rm$
											if ELEVEL is zero
	ERn	ELR								Data transfer	ER <i>n</i> ←LR
	Litt										if ELEVEL is nonzero
											$ERn \leftarrow ELR[ELEVEL]$
		SP								Data transfer	ER <i>n</i> ←SP
	PSW	Rm	*	*	*		*	*	*	Data transfer	$PSW \leftarrow Rm$
		#unsigned8	*	*	*		*	*	*	Data transfer	PSW <i>←unsigned</i> 8
											if ELEVEL is zero
	D.n	ECSP								Data transfer	$Rn \leftarrow LCSR$
	K <i>n</i>	LCSK								Data transfer	if ELEVEL is nonzero
											$Rn \leftarrow ECSR[ELEVEL]$
		EDSW								Data transfor	if ELEVEL is nonzero
		EL2M								Data transfer	$Rn \leftarrow EPSW[ELEVEL]$
		PSW								Data transfer	R <i>n</i> ←PSW
	SP	ERm								Data transfer	SP←ERm

Control Register Access Instructions

PUSH/POP Instructions

Mnemonic	First operand	Second operand	С	Z	S	C	OV MIE HC	I	Function
PUSH	ERn							General register save	$SP \leftarrow SP-n$ Stack ← General register
	R <i>n</i>								
	QRn								
	XRn								
	register list	Control register cove	SP←SP-n						
	register_tist							Control register save	Stack ← Register set
РОР	ERn							General register	General register ← Stack SP←SP+n
	Rn							1631016	
	QRn								
	XRn								
	register_list		*	*	*		* * *	Control register restore	Register set ← Stack* ¹ SP←SP+n

*1: The program status word (PSW) only changes when it is included in *register_list*.

Mnemonic	First operand	Second operand	С	Z	s	OV MIE HC	Functio	on
MOV	CRn	R <i>m</i>					Byte-sized data transfer	$CRn \leftarrow Rm$
	CRn	[EA]					Byte-sized data transfer	$CRn \leftarrow [EA]$
		pseg_addr:[EA]						
		DSR:[EA]						
		Rd:[EA]						
		[EA+]					Byte-sized data transfer	$CRn \leftarrow [EA+]$
		pseg_addr:[EA+]						$EA \leftarrow EA+1$
		DSR:[EA+]						
		Rd:[EA+]						
	CERn	[EA]					Word-sized data transfer	$\text{CER}n \leftarrow [\text{EA}]$
		pseg_addr:[EA]						
		DSR:[EA]						
		Rd:[EA]						
		[EA+]					Word-sized data transfer	$\text{CER}n \leftarrow [\text{EA}+]$
		pseg_addr:[EA+]						$EA \leftarrow EA+1$
		DSR:[EA+]						
		Rd:[EA+]						
	CXRn	[EA]					Double word-sized data	$CXRn \leftarrow [EA]$
		pseg_addr:[EA]					transfer	
		DSR:[EA]						
		Rd:[EA]						
		[EA+]					Double word-sized data	$\text{CXR}n \leftarrow [\text{EA+}]$
		pseg_addr:[EA+]					transfer	$EA \leftarrow EA+1$
		DSR:[EA+]						
		Rd:[EA+]						
	CQRn	[EA]					Quad word-sized	$CQRn \leftarrow [EA]$
		pseg_addr:[EA]					continuous data transfer	
		DSR:[EA]						
		Rd:[EA]						
		[EA+]					Quad word-sized	$CQRn \leftarrow [EA+]$
		pseg_addr:[EA+]					continuous data transfer	$EA \leftarrow EA+1$
		DSR:[EA+]						
		Rd:[EA+]						

Coprocessor Data Transfer Instructions

(continued on next page)

Mnemonic	First operand	Second operand	С	Z	s	OV MIE HC	Functio	n
MOV	Rn	CRm					Byte-sized data transfer	$Rn \leftarrow CRm$
	[EA] pseg_addr:[EA] DSR:[EA] Rd:[EA]	CRm					Byte-sized data transfer	$[EA] \leftarrow CRm$
	[EA+] <i>pseg_addr</i> :[EA+] DSR:[EA+] R <i>d</i> :[EA+]	CRm					Byte-sized data transfer	$[EA] \leftarrow CRm$ $EA \leftarrow EA+1$
	[EA] pseg_addr:[EA] DSR:[EA] Rd:[EA]	CERm					Word-sized data transfer	$[EA] \leftarrow CERm$
	[EA+] <i>pseg_addr</i> :[EA+] DSR:[EA+] R <i>d</i> :[EA+]	CERm					Word-sized data transfer	$[EA] \leftarrow CERm$ $EA \leftarrow EA+1$
	[EA] pseg_addr:[EA] DSR:[EA] Rd:[EA]	CXRm					Double word-sized data transfer	[EA]←CXRm
	[EA+] pseg_addr:[EA+] DSR:[EA+] Rd:[EA+]	CXRm					Double word-sized data transfer	$[EA] \leftarrow CXRm$ $EA \leftarrow EA+1$
	[EA] pseg_addr:[EA] DSR:[EA] Rd:[EA]	CQRm					Quad word-sized continuous data transfer	$[EA] \leftarrow CQRm$
	[EA+] <i>pseg_addr</i> :[EA+] DSR:[EA+] R <i>d</i> :[EA+]	CQRm					Quad word-sized continuous data transfer	$[EA] \leftarrow CQRm$ $EA \leftarrow EA+1$

Coprocessor Data Transfer Instructions (continued from previous page)

EA Register Data Transfer Instructions

Mnemonic	First operand	Second operand	С	Z	S	OV MIE HC		Function
LEA	[ERn]						Data transfer to EA	$EA \leftarrow ERn$
	Disp16[ERm]							$EA \leftarrow Disp16 + ERm$
	Dadr							$EA \leftarrow Dadr$

ALU Instructions

Mnemonic	First operand	Second operand	С	Z	S	OV MIE HC	Function
DAA	Rn		*	*	*	*	Byte-sized decimal adjustment for addition
DAS	Rn		*	*	*	*	Byte-sized decimal adjustment for subtraction
NEG	Rn		*	*	*	* *	Negate $Rn \leftarrow 0 - Rn$
Bit Access Instructions

Mnemonic	First operand	Second operand	С	Z	2	S	OV MIE HC		Function
SB	Rn.bit_offset			*	¢			Set bit	$z \leftarrow \sim Rn. \ bit_offset$ $Rn. \ bit_offset \leftarrow 1$
	Dbitadr			*	¢				
	pseg_addr: Dbitadr DSR: Dbitadr			*	c c			Set bit	z← ~[Dbitadr] [Dbitadr]← 1
	Rd: Dbitadr			*	•				
RB	Rn. bit_offset			*	¢			Reset bit	$z \leftarrow \sim Rn.bit_offset$ $Rn.bit_offset \leftarrow 0$
	Dbitadr			*	•				
	pseg_addr: Dbitadr DSR: Dbitadr Rd: Dbitadr			*	c c			Reset bit	z← ~[Dbitadr] [Dbitadr]← 0
ТВ	Rn. bit_offset			*	¢			Test bit	$z \leftarrow \sim Rn.bit_offset$
	Dbitadr pseg_addr: Dbitadr DSR: Dbitadr Rd: Dbitadr			* * *	c c c			Test bit	z← ~[Dbitadr]

PSW Access Instructions

Mnemonic	First operand	Second operand	С	Z	s	OV MIE HC	Function	
EI						*	Enable interrupts	MIE←1
DI						*	Disable interrupts	MIE←0
SC			*				Set carry flag	C←1
RC			*				Reset carry flag	C←0
CPLC			*				Complement carry flag	C←–C

Conditional Relative Branch Instructions

Mnemonic	First operand	Second operand	С	Z	S	OV MIE HC		Function
Bcond	Radr						Conditional	if <i>cond</i> ? <i>Radr</i> : PC+2
BC	cond						branch	

Sign Extension Instruction

Mnemonic	First operand	Second operand	С	Z	S	OV MIE HC		Function
EXTBW	ERn			*	*	¢	Extend sign	$ERn \leftarrow (sign-extends)Rn$

Software Interrupt Instructions

Mnemonic	First operand	Second operand	С	Z	S	OV MIE HC		Function
SWI	#snum					*	Software interrupt instruction	address← (s <i>num</i> <<1), PC←Vector−table(address)
BRK							Break instruction	If ELEVEL greater than 1 System reset If ELEVEL less than 2 PC← (Vector–table 0004H)

Branch Instructions

Mnemonic	First operand	Second operand	С	Z	S	OV MIE HC		Function
В	Cadr						Branch	CSR ← <i>CadI</i> [19:16]
							instruction	$PC \leftarrow Cadr[15:0]$
	ERn							$PC \leftarrow ERn$
BL	Cadr						Branch	LR ← Address of next instruction
							instruction	$LCSR \leftarrow CSR$
								CSR ← <i>Cadr</i> [19:16]
								PC ← <i>Cadi</i> [15:0]
	ERn							LR ← Address of next instruction
								$LCSR \leftarrow CSR$
								$PC \leftarrow ERn$

Multiplication and Division Instructions

Mnemonic	First operand	Second operand	C Z S OV MIE HC		Function
MUL	ERn	R <i>m</i>	*	Multiplication	$ERn \leftarrow Rn * Rm$
DIV	ERn	R <i>m</i>	* *	Division	$ERn \leftarrow ERn/Rm$, $Rm \leftarrow ERn \mod Rm$

Miscellaneous

Mnemonic	First operand	Second operand	С	Z	S	OV	MIE	нс	Fun	ction
INC	[EA]			*	*	*		*	Memory increment	[EA] ← [EA] + 1
	pseg_addr:[EA]			*	*	*		*		
	DSR:[EA]			*	*	*		*		
	Rd:[EA]			*	*	*		*		
DEC	[EA]			*	*	*		*	Memory decrement	[EA] ← [EA] – 1
	pseg_addr:[EA]			*	*	*		*	2	
	DSR:[EA]			*	*	*		*		
	Rd:[EA]			*	*	*		*		
RT									Return from subroutine	$CSR \leftarrow LCSR$
										$PC \leftarrow LR$
RTI			*	*	*	*	*	*	Return from interrupt	$CSR \leftarrow ECSR[ELEVEL]$
										PC ← ELR [ELEVEL]
										PSW ← EPSW[ELEVEL]
NOP										

3.3 Instruction Execution Times

This Section discusses nX-U8/100 core instruction execution times. To eliminate dependencies on clock frequency, it gives these times in clock cycles.

This Section also assumes that memory read and write cycles are all exactly one clock cycle long. In actual practice, however, execution times for instruction accessing slower memory will have to include memory wait cycles.

Each instruction takes at least three machine cycles to execute—one each for instruction fetch, instruction decode, and instruction execution plus result write. The nX-U8/100 architecture, however, pipelines instructions so that these three stages run in parallel, producing, under optimal conditions, faster execution than suggested by the machine cycles counts for the individual instructions. These execution times under optimal conditions are called minimum execution times.

Competition for CPU resources, however, mean that certain instruction sequences cannot run in parallel. The nX-U8/100 architecture resolves such conflicts by inserting a wait cycle at least one machine cycle long into the pipeline, delaying the execution of the later instruction.

There are following three conditions in which a wait cycle is inserted.

- (1) Accessing ROM window addresses introduces a wait cycle of n × m machine cycles, where n is the number of bytes accessed and m the memory wait cycles for accessing a single byte. The handling of the Rom window region and the numbers of wait cycles inserted when the Rom window region is accessed differ for every product. Please refer to the manual of each product about the detailed number of cycles at the time of accessing the Rom window region.
- (2) When the data region of the physical segment 0 is accessed using [EA+] addressing, the bus inside CPU competes and it becomes the factor which a wait cycle generates.
- (3) The NMI interrupt and MI interrupt are influenced of [EA+] addressing. These interrupts require 3 cycles for hardware processing time,however, when the interruption occurs immediately after the physical segment 0 is accessed using [EA+] addressing, the interruption sequence is started after one machine cycle of wait cycles is performed.

The total execution time for an instruction, therefore, is the minimum execution time plus any wait cycles for resolving bus conflicts and any memory wait cycles.

The Table beginning on the next page lists these three quantities for all nX-U8/100 instructions. A blank indicates that the corresponding instruction either does not compete for CPU resources or does not access memory.

Mnemonic	First operand	Second operand	Minimum execution time (cycles)	ROM window access	[EA+] addressing delay
ADD	ERn	ERm	2		
		#imm7	2		
ADD	Rn	R <i>m</i>	1		
		#imm8	1		
	SP	#signed8	2		
ADDC	Rn	R <i>m</i>	1		
		#imm8	1		
AND	Rn	R <i>m</i>	1		
		#imm8	1		
В	Cadr		2		1
	ERn		2		1
Bcond	Radr		$1 / 3_{(*1)}$		1
BL	Cadr		2		1
	ERn		2		1
BRK			7		1
СМР	ERn	ER <i>m</i>	2		
	Rn	R <i>m</i>	1		
		#imm8	1		
CMPC	Rn	R <i>m</i>	1		
		#imm8	1		
CPLC			1		
DAA	Rn		1		
DAS	Rn		1		
DEC	[EA]		2		1
	<i>pseg_addr</i> :[EA] DSR:[EA] R <i>d</i> :[EA]		3		
DI			3		
DIV	ERn	R <i>m</i>	16		
EI			1		
EXTBW	ERn		1		
INC	[EA]		2		1
	<i>pseg_addr</i> :[EA] DSR:[EA] R <i>d</i> :[EA]		3		

*1: The higher count is for when the branching condition is met; the lower one, for when the branching condition is not met.

Mnemonic	First operand	Second operand	Minimum execution time (cycles)	ROM window access	[EA+] addressing delay
L	ERn	[EA]	2	2	
		pseg_addr:[EA]			
		DSR:[EA]	3	2	
		Rd:[EA]			
		[EA+]	2	2	
		pseg_addr:[EA+]			
		DSR:[EA+]	3	2	
		R <i>d</i> :[EA+]			
		[ERm]	2	2	1
		pseg_addr:[ERm]			
		DSR:[ERm]	3	2	
		Rd:[ERm]			
		Disp16[ERm]	3	2	1
		pseg_addr: Disp16[ERm]			
		DSR:Disp16[ERm]	4	2	
		Rd: Disp16[ERm]			
		Disp6[BP]	3	2	1
		pseg_addr: Disp6[BP]			
		DSR: Disp6[BP]	4	2	
		Rd: Disp6[BP]			
		Disp6[FP]	3	2	1
		pseg_addr: Disp6[FP]			
		DSR: Disp6[FP]	4	2	
		Rd: Disp6[FP]			
		Dadr	2	2	1
		pseg_addr: Dadr			
		DSR: Dadr	3	2	
		Rd: Dadr			
	QRn	[EA]	8	8	
		pseg_addr:[EA]			
		DSR:[EA]	9	8	
		Rd:[EA]			
		[EA+]	8	8	
		pseg_addr:[EA+] DSR:[EA+]	9	8	
		Rd:[EA+]			

Chapter 3. Instruction Descriptions Instruction Set

Mnemonic	First operand	Second operand	Minimum execution time (cycles)	ROM window access	[EA+] addressing delay
L	Rn	[EA]	1	1	
		pseg_addr:[EA]			
		DSR:[EA]	2	1	
		Rd:[EA]			
		[EA+]	1	1	
		pseg_addr:[EA+]			
		DSR:[EA+]	2	1	
		R <i>d</i> :[EA+]			
		[ERm]	1	1	1
		pseg_addr:[ERm]			
		DSR:[ERm]	2	1	
		Rd:[ERm]			
		Disp16[ERm]	2	1	1
		pseg_addr: Disp16[ERm]			
		DSR:Disp16[ERm]	3	1	
		Rd: Disp16[ERm]			
		Disp6[BP]	2	1	1
		pseg_addr: Disp6[BP]			
		DSR: Disp6[BP]	3	1	
		Rd: Disp6[BP]			
		Disp6[FP]	2	1	1
		pseg_addr: Disp6[FP]			
		DSR: Disp6[FP]	3	1	
		Rd: Disp6[FP]			
		Dadr	2	1	1
		pseg_addr: Dadr			
		DSR: Dadr	3	1	
		Rd: Dadr			
	XRn	[EA]	4	4	
		pseg_addr:[EA]			
		DSR:[EA]	5	4	
		Rd:[EA]			
		[EA+]	4	4	
		pseg_addr:[EA+]			
		DSR:[EA+]	5	4	
		R <i>d</i> :[EA+]			

Mnemonic	First operand	Second operand	Minimum execution time (cycles)	ROM window access	[EA+] addressing delay
LEA	[ERm]		1		
	Disp16[ERm]		2		
	Dadr		2		
MOV	CERn	[EA]	2	2	1
		pseg_addr:[EA]			
		DSR:[EA]	3	2	
		Rd:[EA]			
		[EA+]	2	2	1
		pseg_addr:[EA+]			
		DSR:[EA+]	3	2	
		Rd:[EA+]			
	CQRn	[EA]	8	8	1
		pseg_addr:[EA]			
		DSR:[EA]	9	8	
		Rd:[EA]			
		[EA+]	8	8	1
		pseg_addr:[EA+]			
		DSR:[EA+]	9	8	
		Rd:[EA+]			
	CRn	[EA]	1	1	1
		pseg_addr:[EA]			
		DSR:[EA]	2	1	
		Rd:[EA]			
		[EA+]	1	1	1
		pseg_addr:[EA+]			
		DSR:[EA+]	2	1	
		R <i>d</i> :[EA+]			
	CRn	R <i>m</i>	1		
	CXRn	[EA]	4	4	1
		pseg_addr:[EA]			
		DSR:[EA]	5	4	
		Rd:[EA]			
		[EA+]	4	4	1
		pseg_addr:[EA+]			
		DSR:[EA+]	5	4	
		Rd:[EA+]			
	ECSR	Rm	2		
	ELR	ERm	3		
	EPSW	Rm	2		
	ERn	ELR	3		
		ERm	2		
		#imm7	2		
		SP	2		

Chapter 3. Instruction Descriptions Instruction Set

Mnemonic	First operand	Second operand	Minimum execution time (cycles)	ROM window access	[EA+] addressing delay
MOV	[EA]	CERm	2	2	1
	pseg_addr:[EA] DSR:[EA] Rd:[EA]	CERm	3	2	
	[EA+]	CERm	2	2	1
	pseg_addr:[EA+] DSR:[EA+] Rd:[EA+]	CERm	3	2	
	[EA]	CQRm	8	8	1
	<i>pseg_addr</i> :[EA] DSR:[EA] R <i>d</i> :[EA]	CQRm	9	8	
	[EA+]	CQRm	8	8	1
	<i>pseg_addr</i> :[EA+] DSR:[EA+] R <i>d</i> :[EA+]	CQRm	9	8	
	[EA]	CRm	1	1	1
	<i>pseg_addr</i> :[EA] DSR:[EA] R <i>d</i> :[EA]	CRm	2	1	
	[EA+]	CRm	1 1		1
	pseg_addr:[EA+] DSR:[EA+] Rd:[EA+]	CRm	2	1	
	[EA] <i>pseg_addr</i> :[EA]	CXRm	4	4	1
	DSR:[EA] Rd:[EA]	CXRm	5	4	
	[EA+]	CXRm	4	4	1
	pseg_addr:[EA+] DSR:[EA+] Rd:[EA+]	CXRm	5	4	
	PSW	Rm #unsigned8	1 1		
	Rn	CRm ECSR	1 2 2		
		EPSW PSW Rm	2 1 1		
	SP	#imm8 ERm	1		

Mnemonic	First operand	Second operand	Minimum execution time (cycles)	ROM window access	[EA+] addressing delay
MUL	ERn	R <i>m</i>	8		
NEG	Rn		1		
NOP			1		
OR	Rn	R <i>m</i>	1		
		#imm8	1		
POP	EA		4		1
	EA,LR		6 / 8 (*1)		1
	EA,PC		8 / 9 (*1)		1
	EA,PC,LR		$10 \ / \ 13 \ _{(*1)}$		1
	EA,PC,PSW		10 / 11 (*1)		1
	EA,PC,PSW,LR		$12 \ / \ 15 \ _{(*1)}$		1
	EA,PSW		6		1
	EA,PSW,LR		8 / 10 (*1)		1
	LR		2 / 4 (*1)		1
	LR,PSW		4 / 6 (*1)		1
	PC		4 / 5 (*1)		1
	PC,LR		$6 / 9_{(*1)}$		1
	PC,PSW		6 / 7 (*1)		1
	PC,PSW,LR		8 / 11 (*1)		1
	PSW		2		1
-	ERn		2		1
-	QRn		8		1
-	Rn		2		1
-	XRn		4		1

*1: The lower count is for the SMALL memory model; the higher, for the LARGE model.

Mnemonic	First operand	Second operand	Minimum execution time (cycles) ROM window access	[EA+] addressing delay
PUSH	EA		2	1
	ELR		2 / 4 (*1)	1
	EA,ELR		4 / 6 (*1)	1
	EPSW		2	1
	EPSW,EA		4	1
	EPSW,ELR		4 / 6 (*1)	1
	EPSW,ELR,EA		6 / 8 (*1)	1
	LR		2 / 4 (*1)	1
	LR,EA		4 / 6 (*1)	1
	LR,ELR		4 / 8 (*1)	1
	LR,EA,ELR		6 / 10 (*1)	1
	LR,EPSW		4 / 6 (*1)	1
	LR,EPSW,EA		6 / 8 (*1)	1
	LR,EPSW,ELR		6 / 10 (*1)	1
	LR,ELR,EPSW,EA		8 / 12 (*1)	1
	ERn		2	1
	QRn		8	1
	Rn		2	1
	XRn		4	1
RB	Dbitadr		2	1
	pseg_addr: Dbitadr			
	DSR: Dbitadr		3	
	Rd: Dbitadr			
	Rn. bit_offset		1	
RC			1	
RT			2	1
RTI			2	1
SB	Dbitadr		2	1
	pseg_addr: Dbitadr			
	DSR: Dbitadr		3	
	Rd: Dbitadr			
	Rn.bit_offset		1	
SC			1	

*1: The lower count is for the SMALL memory model; the higher, for the LARGE model.

Mnemonic	First operand	Second operand	Minimum execution time (cycles)	ROM window access	[EA+] addressing delay
SLL	Rn	Rm	1		1
		#width	1		1
SLLC	Rn	Rm	1		1
		#width	1		1
SRA	Rn	Rm	1		1
		#width	1		1
SRL	Rn	Rm	1		1
		#width	1		1
SRLC	Rn	Rm	1		1
		#width	1		1
ST	ERn	[EA]	2		
		pseg_addr:[EA]			
		DSR:[EA]	3		
		Rd:[EA]			
		[EA+]	2		
		pseg_addr:[EA+]			
		DSR:[EA+]	3		
		R <i>d</i> :[EA+]			
		[ERm]	2		1
		pseg_addr:[ERm]			
		DSR:[ERm]	3		
		Rd:[ERm]			
		Disp16[ERm]	3		1
		pseg_addr: Disp16[ERm]			
		DSR:Disp16[ERm]	4		
		Rd: Disp16[ERm]			
		Disp6[BP]	3		1
		pseg_addr: Disp6[BP]			
		DSR: Disp6[BP]	4		
		Rd: Disp6[BP]			
		Disp6[FP]	3		1
		pseg_addr: Disp6[FP]			
		DSR: Disp6[FP]	4		
		Rd: Disp6[FP]			
		Dadr	2		1
		pseg_addr: Dadr			
		DSR: Dadr	3		
		Rd: Dadr			

Chapter 3. Instruction Descriptions Instruction Set

Mnemonic	First operand	Second operand	Minimum execution time (cycles)	ROM window access	[EA+] addressing delay
ST	QRn	[EA]	8		
		pseg_addr:[EA]			
		DSR:[EA]	9		
		Rd:[EA]			
		[EA+]	8		
		pseg_addr:[EA+]			
		DSR:[EA+]	9		
		Rd:[EA+]			
	Rn	[EA]	1		
		pseg_addr:[EA]			
		DSR:[EA]	2		
		Rd:[EA]			
		[EA+]	1		
		pseg_addr:[EA+]			
		DSR:[EA+]	2		
		Rd:[EA+]			
		[ERm]	1		1
		pseg_addr:[ERm]			
		DSR:[ERm]	2		
		Rd:[ERm]			
		Disp16[ERm]	2		1
		pseg_addr: Disp16[ERm]			
		DSR:Disp16[ERm]	3		
		Rd: Disp16[ERm]			
		Disp6[BP]	2		1
		pseg_addr: Disp6[BP]			
		DSR: Disp6[BP]	3		
		Rd: Disp6[BP]			
		Disp6[FP]	2		1
		pseg_addr: Disp6[FP]			
		DSR: Disp6[FP]	3		
		Rd: Disp6[FP]			
		Dadr	2		1
		pseg_addr: Dadr			
		DSR: Dadr	3		
		Rd: Dadr			
	XRn	[EA]	4		
		pseg_addr:[EA]			
		DSR:[EA]	5		
		Rd:[EA]			
		[EA+]	4		
		pseg_addr:[EA+]			
		DSR:[EA+]	5		
		Rd:[EA+]			

Mnemonic	First operand	Second operand	Minimum execution time (cycles)	ROM window access	[EA+] addressing delay
SUB	Rn	Rm	1		
SUBC	Rn	R <i>m</i>	1		
SWI	#snum		3		1
TB	Dbitadr		2	1	1
	pseg_addr: Dbitadr				
	DSR: Dbitadr		3	1	
	Rd: Dbitadr				
	Rn. bit_offset		1		
XOR	Rn	Rm	1		
		#imm8	1		

3.4 Instruction Descriptions

The following Figure describes the layout of the instruction descriptions beginning on the next page. Using bit patterns other than those listed can produce unreliable execution. The instruction descriptions are one or two pages long with the instructions in alphabetical order. The following Figure indicates the major portions of these instruction descriptions.



*					
pseg_addr	Е	3	pseg_addr		•
DSR	F	Е	9	F	
Rd	9	0	d	F	

DSR prefix instruction codes This Table lists the bit patterns for use in the portion of the first operand indicated with an asterisk in the immediately preceding Table.

ADD ER*n*, ER*m*

Add

Function

 $\text{ER}n \leftarrow \text{ER}n + \text{ER}m$

Description

• This instruction adds the contents of the second word-sized register to those of the first and stores the result in the first.

Flags

Γ	С	Ζ	S	OV	MIE	HC
	*	*	*	*	_	*

- C: This bit goes to "1" if the operation produces a carry out of bit 15 and to "0" otherwise.
- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 11 and to "0" otherwise.
- -: No change

Mnemonic First		Second	Instructio	n Format
	operand	operand	First word	Second word
ADD	ERn	ER <i>m</i>	F n m 6	

ADD ER*n*, #*imm*7

Function

 $\text{ER}n \leftarrow \text{ER}n + (\text{signed})imm7$

Description

• This instruction adds the sign-extended immediate value to the contents of the specified word-sized register and stores the result in the register. The following Figure represents instruction operation schematically.



Flags

С	Ζ	S	OV	MIE	HC
*	*	*	*	-	*

- C: This bit goes to "1" if the operation produces a carry out of bit 15 and to "0" otherwise.
- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 11 and to "0" otherwise.
- -: No change

Mnemonic	First	Second	Instruction Format				
	operand	operand	First word				Second word
ADD	ERn	#imm7	Е	п	1	imm7	

ADD Rn, obj

Add

Function

 $Rn \leftarrow Rn + obj$

Description

• This instruction adds the contents of the specified byte-sized object to those of the specified byte-sized register and stores the result in that register.

Flags

I	С	Ζ	S	OV	MIE	HC
	*	*	*	*	-	*

- C: This bit goes to "1" if the operation produces a carry out of bit 7 and to "0" otherwise.
- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	Second	Instruction Format				
	operand	operand	First word				Second word
ADD	Rn	Rm	8	п	т	1	
		#imm8	1	п	im	m8	

ADD SP, #signed8

Function

 $SP \leftarrow SP + signed 8$

Description

- This instruction adds the sign-extended *signed8* to the contents of the stack pointer and stores the result in the stack pointer.
- Bit 7 in *signed8* is interpreted as the sign bit, so signed8 is an integer quantity between -128 and +127. The following Figure represents instruction operation schematically.



Flags

С	Ζ	S	OV	MIE	HC
-	-	Ι	Ι	-	I

-: No change.

Mnemonic	First	Second	Instruction Format				
	operand operand	First word			Second word		
ADD	SP	#signed8	Е	1	signed8		

ADDC Rn, obj

Add with carry

Function

 $Rn \leftarrow Rn + obj + C$

Description

• This instruction adds the contents of the specified byte-sized register, the specified byte-sized object, and the carry flag C and stores the result in the register.

Flags

С	Z	S	OV	MIE	HC
*	*	*	*	_	*

- C: This bit goes to "1" if the operation produces a carry out of bit 7 and to "0" otherwise.
- Z: This flag remains "1" only if it was "1" before execution and the result is zero. Otherwise, it remains or goes to "0."
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	Second	Instruction Format						
	operand	operand	First word		First word				Second word
ADDC	Rn	Rm	8	n	т	6			
		#imm8	6	п	im	m8			

AND Rn, obj

Bitwise AND

Function

 $Rn \leftarrow Rn \& obj$

Description

• This instruction ANDs the contents of the specified byte-sized register and object and stores the result in the register.

Flags

С	Z	S	OV	MIE	HC
_	*	*	Ι	I	Ι

- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- -: No change

Mnemonic First		Second	Instruction Format				
	operand	operand	First word				Second word
AND	Rn	Rm	8	п	т	2	
		#imm8	2	п	im	m8	

B Cadr

Direct branch

Function

 $CSR \leftarrow Cadr[19:16]$

PC \leftarrow Cadr[15:0]

Description

• This instruction jumps to the specified address anywhere in the program/code memory space.

Flags

С	Ζ	S	OV	MIE	HC
-	-	-	-	-	-

-: No change

Mnemonic	First		Instruction Format				
	operand	First word	First word			Second word	
В	Cadr	F	Cadr[19:16]	0	0	Cadr[15:0]	

B ERn

Indirect branch

Function

 $PC \leftarrow ERn$

Description

- This instruction jumps within the same physical segment to the offset in the specified word-sized register.
- The program must load the target offset into the register before executing this instruction.

Flags

С	Z	S	OV	MIE	HC
_	-	-	-	-	-

-: No change

Mnemonic F	First	Instruction Format					
	operand						
В	ER <i>n</i>	F	0	п	2		

Conditional branch

Bcond Radr BC cond, Radr

Function

If (cond = true) then PC $\leftarrow Radr$

Note that the distance from the address of the next instruction (NextPC) to Radr must be between -128 and +127.

Description

- This instruction jumps to the specified address if the program status word (PSW) contents satisfy the specified condition.
- It assumes a preceding comparison or other instruction setting PSW flags for testing with this instruction.
- It is possible to specify the condition by two ways, one is to specify it as a part of mnemonic, and the other is to specify it as an operand.

Example

CMP	R0,#21H	
BEQ	LABEL	;The condition specifies as a part of mnemonic.
CMP	R0,#56H	
BC	NC,LABEL	; The condition specifies as first operand.
	:	
	:	

LBAEL:

Flags

С	Ζ	S	OV	MIE	HC
-	-	-	_	1	-
-:	No ch	nange			

Instruction Format

Mnemonic	First	Second	Instruction F	ormat			
	operand	operand	First word				
Bcond	Radr		C condition (Radr –NextPC)>>1				
BC	cond	Radr					

Condition

Instruction S	yntax			
Bcond	BC cond	Condition	Meaning	Flag condition
BGE	BC GE	0000	Unsigned ≥	C=0
BNC	BC NC		-	
BLT	BC LT	0001	Unsigned <	C=1
BCY	BC CY			
BGT	BC GT	0010	Unsigned >	(C=0)&&(Z=0)
BLE	BC LE	0011	Unsigned ≤	(Z=1) (C=1)
BGES	BC GES	0100	Signed ≥	(OV^S)=0
BLTS	BC LTS	0101	Signed <	(OV^S)=1
BGTS	BC GTS	0110	Signed >	$\left(\left(OV^{S}\right)\right Z\right) = 0$
BLES	BC LES	0111	Signed ≤	$((OV^{S}) Z) = 1$
BNE	BC NE	1000	!=	Z=0
BNZ	BC NZ			
BEQ	BC EQ	1001	=	Z=1
BZ	BC ZF			
BNV	BC NV	1010	No overflow	OV=0
BOV	BC OV	1011	Overflow	OV=1
BPS	BC PS	1100	Positive	S=0
BNS	BC NS	1101	Negative	S=1
BAL	BC AL	1110	Unconditional	

BL Cadr

Branch and link

Function

LR \leftarrow Address of next instruction LCSR \leftarrow CSR CSR \leftarrow Cadr[19:16] PC \leftarrow Cadr[15:0]

Description

- This instruction saves the address of the next instruction in the link register (LR) and the current CSR contents in the local code segment register (LCSR) and then jumps to the specified address anywhere in the program/code memory space.
- This instruction is for calling a subroutine. To return from the subroutine, use the RT instruction.
- If the subroutine calls another subroutine, it must use PUSH instructions to save the contents of the link (LR) and local code segment (LCSR) registers to the stack before the first such call and POP instructions to restore the link (LR) and local code segment (LCSR) registers after the last one.
- If a program uses this instruction in an interrupt handler, the interrupt handler must first use PUSH instructions to save the contents of the link (LR) and local code segment (LCSR) registers to the stack before calling the subroutine, and the subroutine must return with the corresponding POP instructions.

Flags

С	Ζ	S	OV	MIE	HC
-	Ι	Ι	Ι	_	I

-: No change

Mnemonic	First				Instructio	n Format
	operand	First word				Second word
BL	Cadr	F	Cadr[19:16]	0	1	<i>Cadr</i> [15:0]

BL ERn

Function

PC \leftarrow ER*n*

LR \leftarrow Address of next instruction

 $LCSR \leftarrow CSR$

Description

- This instruction saves the address of the next instruction in the link register (LR) and the current CSR contents in the local code segment register (LCSR) and then jumps within the same physical segment to the offset in the specified word-sized register.
- This instruction is for calling a subroutine. To return from the subroutine, use the RT instruction.
- If the subroutine calls another subroutine, it must use PUSH instructions to save the contents of the link (LR) and local code segment (LCSR) registers to the stack before the first such call and POP instructions to restore the link (LR) and local code segment (LCSR) registers after the last one.
- If a program uses this instruction in an interrupt handler, the interrupt handler must first use PUSH instructions to save the contents of the link (LR) and local code segment (LCSR) registers to the stack before calling the subroutine, and the subroutine must return with the corresponding POP instructions.

Flags

С	Ζ	S	OV	MIE	HC
_	_	-	-	_	-

-: No change

Mnemonic	First .	Instruction F	ormat				
	operand	First word					
BL	ERn	F 0 n 3					

BRK

Break instruction (software reset)

Function

• ELEVEL greater than 1: System reset

```
    ELEVEL less than 2:

        ELR2 ← Address of next instruction

        ECSR2 ← CSR

        EPSW2 ← PSW

        ELEVEL ← 2

        PC ← (Vector table 0004H)
```

Description

- This instruction is for resetting the user application system in software.
- An ELEVEL greater than 1 produces a CPU system reset, which
 - (1) initializes all internal CPU registers
 - (2) loads the stack pointer (SP) with the word data from address 0 in the code/program memory space
 - (3) loads the program counter (PC) with the word data from address 2 in the code/program memory space
- An ELEVEL less than 2 produces the equivalent of a nonmaskable interrupt. The CPU then loads the program counter (PC) with the word data from vector table address 4 at the beginning of the code/program memory space.

Flags

С	Z	S	OV	MIE	HC
_	I	I	Ι	Ι	Ι

-: No change

Mnemonic	First	Instruction Format							
	operand	First word							
BRK		F F F F							

CMP ER*n*, ER*m*

Function

ERn - ERm

Description

- This instruction compares the contents of the two specified word-sized registers by subtracting the latter from the former and setting the PSW flags for testing with a conditional branch or similar instruction.
- The register contents do not change.

Flags

С	Ζ	S	OV	MIE	HC
*	*	*	*	-	*

- C: This bit goes to "1" if the operation produces a carry out of bit 15 and to "0" otherwise.
- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 11 and to "0" otherwise.
- -: No change

Instruction Format

Mnemonic First	First	Second operand			In	structic	n Format
	operand		First word				Second word
СМР	ERn	ERm	F	п	т	7	

Compare

CMP Rn, obj

Compare

Function

Rn – obj

Description

- This instruction compares the contents of the specified byte-sized register and object by subtracting the latter from the former and setting the PSW flags for testing with a conditional branch or similar instruction.
- The register contents do not change.

Flags

С	Z	S	OV	MIE	HC
*	*	*	*	Ι	*

- C: This bit goes to "1" if the operation produces a carry out of bit 7 and to "0" otherwise.
- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	Second	Instruction Format					
	operand	operand	First word	First word			Second word	
CMP	Rn	Rm	8	n	т	7		
		#imm8	7	п	im	m8		

CMPC Rn, obj

Function

Rn - obj - C

Description

- This instruction compares the contents of the Rn and obj by subtracting the latter and the carry flag from the former and setting the PSW flags for testing with a conditional branch or similar instruction.
- The register contents do not change.

CMP

• This instruction can be used after a CMP instruction to compare multibyte sequences.

Example:

CMPC R1, R5

R0, R4

Together, these two instructions compare the word-sized registers ER0 and ER4.

Flags

С	Ζ	S	OV	MIE	HC
*	*	*	*	_	*

- C: This bit goes to "1" if the operation produces a carry out of bit 15 and to "0" otherwise.
- Z: This flag remains "1" only if it was "1" before execution and the result is zero. Otherwise, it remains or goes to "0."
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	Second operand	Instruction Format				
	operand		First word				Second word
CMPC	Rn	Rm	8	п	т	5	
		#imm8	5	п	im	m8	

CPLC

Complement carry flag

Function

 $\mathbf{C} \leftarrow \mathbf{\sim} \mathbf{C}$

Description

• This instruction inverts the contents of the carry flag.

Flags

I	С	Ζ	S	OV	MIE	HC
	*	-	-	_	-	-

- C: Inversion of the original setting
- -: No change

Mnemonic	First Second operand operand	Second	Instruction Format			
		First word	Second word			
CPLC			F E C F			

DAA Rn

Function

 $Rn \leftarrow (decimal adjustment) Rn$

Description

• This instruction converts the contents of the specified byte-sized register into a binary coded decimal (BCD) value by adding the appropriate value, based on the contents of the register as well as the C and HC flags, from the following Table. An "X" indicates that the CPU does not care about the contents of that portion.

С	R <i>n</i> [7:4]	НС	R <i>n</i> [3:0]	Adjustment	C flag after adjustment
0	0–9	0	0–9	00	0
0	0–8	0	A–F	06	0
0	0–9	1	Х	06	0
0	A–F	0	0–9	60	1
0	9–F	0	A–F	66	1
0	A–F	1	Х	66	1
1	Х	0	0–9	60	1
1	Х	0	A–F	66	1
1	х	1	Х	66	1

• A binary addition instruction (ADD Rn, obj) must precede this instruction, and any intervening instruction must not alter the contents of the register or the program status word (PSW).

Flags

С	Z	S	OV	MIE	HC
*	*	*	Ι	-	*

- C: This flag goes to "1" if execution produces a carry into the 100s position. Otherwise, it remains unchanged.
- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	Second	Instruction Format				
	operand	operand	First word			Second word	
DAA	Rn		8	п	1	F	

DAS Rn

Byte-sized decimal adjustment for subtraction

Function

 $Rn \leftarrow (decimal adjustment) Rn$

Description

• This instruction converts the contents of the specified byte-sized register into a binary coded decimal (BCD) value by subtracting the appropriate value, based on the contents of the register as well as the C and HC flags, from the following Table.

С	R <i>n</i> [7:4]	HC	R <i>n</i> [3:0]	Adjustment
0	0–9	0	0–9	00
0	0–9	0	A–F	06
0	0–9	1	х	06
0	A–F	0	0–9	60
0	A–F	1	Х	66
0	A–F	0	A–F	66
1	х	0	0–9	60
1	Х	1	Х	66
1	Х	0	A–F	66

An "X" indicates that the CPU does not care about the contents of that portion.

• A binary subtraction instruction (SUB Rn, obj) must precede this instruction, and any intervening instruction must not alter the contents of the register or the program status word (PSW).

Flags

С	Ζ	S	OV	MIE	HC
*	*	*	Ι	-	*

- C: This flag goes to "1" if execution produces a borrow from the 100s position. Otherwise, it remains unchanged.
- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	Second	Instruction Format				
	operand	operand	First word			Second word	
DAS	Rn		8	n	3	F	

DEC [EA]

Function

 $[\text{EA}] \leftarrow [\text{EA}] -\!\! 1$

Description

• This instruction subtracts one from the byte at the address in the EA register.

Flags

С	Z	S	OV	MIE	HC
_	*	*	*	I	*

- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	rst Second DSR Instruc		structio	n Format			
	operand	operand	prefix code	First word			Second word	
DEC	[EA]			F	E	3	F	
	*:[EA]		<word></word>	F	Е	3	F	

*	<word></word>						
pseg_addr	Е	3	pseg_ada	lr			
DSR	F	Е	9	F			
Rd	9	0	d	F			

Disable interrupts

D

Function

 $\text{MIE} \leftarrow 0$

Description

• This instruction sets the master interrupt enable (MIE) bit to "0" to disable maskable interrupts.

Flags

С	Z	S	OV	MIE	HC
-	-	1	-	*	_

MIE: This goes to "0."

-: No change

Mnemonic	First operand	Second operand	Instruction Format				
			First word				Second word
DI			Е	В	F	7	

DIV ERn, Rm

Function

 $ERn \leftarrow ERn / Rm$

 $Rm \leftarrow ERn \mod Rm$

Description

- This instruction divides the contents of the specified word-sized register by those of the specified byte-sized register, stores the 16-bit dividend in the former, and stores the 8-bit remainder in the latter.
- A zero divisor sets the carry flag to "1" and leaves indeterminate values in both registers.

Flags

С	Ζ	S	OV	MIE	HC
*	*	I	I	I	_

- C: This flag goes to "1" if the divisor is zero. Otherwise, it goes to "0."
- Z: This flag goes to "1" if the dividend is zero. Otherwise, it goes to "0."
- -: No change

Mnemonic	First operand	Second operand	Instruction Format				
			First word	Second word			
DIV	ERn	Rm	F n m 9				
Enable interrupts

Function

 $\text{MIE} \leftarrow 1$

Description

- This instruction sets the master interrupt enable (MIE) bit to "1" to enable maskable interrupts.
- Note that the MIE bit does not go to "1" for three cycles from the start of this instruction, so the user application program must support maskable interrupts for the two cycles following this instruction.

Flags

С	Z	S	OV	MIE	HC
_	Ι	Ι	Ι	*	Ι

MIE: This goes to "1."

-: No change

Instruction Format

Mnemonic First Second	Second	Instruction Format					
	operand	operand	First word			Second word	
EI			Е	D	0	8	

EI

EXTBW ERn

Extend sign

Function



Description

- This instruction extends the contents of the Rn register to signed 16-bit format and stores it in the ERn register.
- The contents of the Rn+1 are filled with bit 7 of the Rn register, as the result.

Flags

С	Z	S	OV	MIE	HC
_	*	*	_	_	_

- Z: This bit goes to "1" if the R*n* register value is zero and to "0" otherwise.
- S: This bit tracks the bit 7 of the R*n* register.
- -: No change

Mnemonic First Second				Instruction Format					
	operand	operand	First word	First word			Second word		
EXTBW	ERn		8	<i>n</i> +1	п	F			

INC [EA]

Memory increment (using EA indirect addressing)

Function

 $[\text{EA}] \leftarrow [\text{EA}] + 1$

Description

• This instruction adds one to the byte at the address in the EA register.

Flags

С	Z	S	OV	MIE	HC
-	*	*	*	-	*

- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	Second	DSR Instructio				n Format	
	operand	operand	prefix code	First word				Second word
INC	[EA]			F	Е	2	F	
	*:[EA]		<word></word>	F	Е	2	F	

*	<word></word>						
pseg_addr	Е	3	pseg_addr				
DSR	F	Е	9	F			
Rd	9	0	d F				

L ER*n*, obj

Word-sized data transfer

Function

 $ERn \leftarrow obj$

Description

• This instruction loads the specified 16-bit register with the data at the specified word address.



Flags

С	Ζ	S	OV	MIE	HC
-	*	*	-	-	_

Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.

S: This bit tracks the top bit of the result.

-: No change

Instruction Format

(See next page)

Mnemonic	First	Second	DSR			In	structio	on Format
	operand	operand	prefix code	First word				Second word
L	ERn	[EA]		9	n	3	2	
		*: [EA]	<word></word>	9	n	3	2	
		[EA+]		9	п	5	2	
		*:[EA+]	<word></word>	9	п	5	2	
		[ERm]		9	п	m	2	
		*:[ER <i>m</i>]	<word></word>	9	п	т	2	
		Disp16[ERm]		А	п	т	8	Disp16
		*:Disp16[ERm]	<word></word>	А	п	т	8	Disp16
		Disp6[BP]		В	п	0.0 L	Disp6	
		*:Disp6[BP]	<word></word>	В	п	00 I	Disp6	
		Disp6[FP]		В	п	01 <u>I</u>	Disp6	
		*:Disp6[FP]	<word></word>	В	п	01 L	Disp6	
		Dadr		9	п	1	2	Dadr
		*: Dadr	<word></word>	9	п	1	2	Dadr

*	<word></word>						
pseg_addr	Е	3	pseg_addr				
DSR	F	Е	9	F			
Rd	9	0	d F				

L QR*n*,obj

Function

 $QRn \leftarrow obj$

Description

• This instruction loads the specified 64-bit register with the data at the specified word address.



С	Ζ	S	OV	MIE	HC
_	*	*	Ι	Ι	١

Z: This flag goes to "1" if the new register contents are zero. Otherwise, it goes to "0."

Flags

- S: This bit tracks the top bit of the result.
- -: No change

Mnemonic	First	Second	DSR	Instruction Format					
	operand	operand	nd prefix code	First word				Second word	
L	QRn	[EA]		9	п	3	6		
		*: [EA]	<word></word>	9	п	3	6		
		[EA+]		9	п	5	6		
		*:[EA+]	<word></word>	9	п	5	6		

*	<word></word>						
pseg_addr	Е	3	pseg_addr				
DSR	F	Е	9	F			
Rd	9 0 <i>d</i> F						

L R*n*, obj

Byte-sized data transfer

Function

 $Rn \leftarrow obj$

Description

• This instruction loads the specified 8-bit register with the data at the specified byte address.

Flags

I	С	Ζ	S	OV	MIE	HC
	-	*	*	1	I	Ι

- Z: This flag goes to "1" if the new register contents are zero. Otherwise, it goes to "0."
- S: This bit tracks the top bit of the result.
- -: No change

Instruction Format

(See next page)

Chapter 3. Instruction Descriptions Instruction Set

Mnemonic	First	Second	DSR			In	structio	n Format
	operand	operand	prefix code	First word	First word			Second word
L	Rn	[EA]		9	n	3	0	
		*: [EA]	<word></word>	9	n	3	0	
		[EA+]		9	п	5	0	
		*:[EA+]	<word></word>	9	n	5	0	
		[ERm]		9	n	т	0	
		*:[ERm]	<word></word>	9	п	m	0	
		Disp16[ERm]		9	п	т	8	Disp16
		*:Disp16[ERm]	<word></word>	9	п	т	8	Disp16
		Disp6[BP]		D	п	001	Disp6	
		*:Disp6[BP]	<word></word>	D	п	00 1	Disp6	
		Disp6[FP]		D	п	01 <i>1</i>	Disp6	
		*:Disp6[FP]	<word></word>	D	n	01	Disp6	
		Dadr		9	n	1	0	Dadr
		*: Dadr	<word></word>	9	п	1	0	Dadr

*	<word></word>						
pseg_addr	Е	3	pseg_addr				
DSR	F	Е	9	F			
Rd	9	0	d F				

L XR*n*,obj

Double word-sized data transfer

Function

 $XRn \leftarrow obj$

Description

• This instruction loads the specified 32-bit register with the data at the specified word address.



Flags

С	Ζ	S	OV	MIE	HC
_	*	*	Ι	Ι	Ι

- Z: This flag goes to "1" if the new register contents are zero. Otherwise, it goes to "0."
- S: This bit tracks the top bit of the result.
- -: No change

Mnemonic	First	Second	DSR	Instruction Format				
	operand	operand	prefix code	First word				Second word
L	XRn	[EA]		9	п	3	4	
		*: [EA]	<word></word>	9	п	3	4	
		[EA+]		9	п	5	4	
		*:[EA+]	<word></word>	9	п	5	4	

*	<word></word>						
pseg_addr	Е	3	pseg_addr				
DSR	F	Е	9	F			
Rd	9 0 <i>d</i> F						

LEA obj

Function

 $\mathsf{EA} \leftarrow obj$

Description

• This instruction loads the EA register with the specified word value.

Flags

С	Ζ	S	OV	MIE	HC
-	-	1	1	I	Ι

-: No change

Mnemonic	nemonic First Second operand operand		Instruction Format					
			First word				Second word	
LEA	[ER <i>m</i>]		F	0	m	А		
	Dadr		F	0	0	С	Dadr	
	Disp16[ERm]		F	0	т	В	Disp16	

MOV CERn, obj

Coprocessor data transfer

Function

 $CERn \leftarrow obj$

Description

• This instruction loads the specified coprocessor word-sized register from the specified word address.

Flags

С	Z	S	OV	MIE	HC
_	-	Ι	Ι	Ι	Ι

-: No change

Mnemonic	First	Second	DSR	Instruction Format				
	operand	operand	prefix code	orefix code First word			Second word	
MOV	CERn	[EA]		F	п	2	D	
		*: [EA]	<word></word>	F	п	2	D	
		[EA+]		F	п	3	D	
		*:[EA+]	<word></word>	F	п	3	D	

*	<word></word>						
pseg_addr	Е	E 3 pseg_addr					
DSR	F	Е	9	F			
Rd	9	0	d F				

MOV CQR*n*, obj

Coprocessor data transfer

Function

 $CQRn \leftarrow obj$

Description

• This instruction loads the specified coprocessor quad word-sized register from the specified word address.

Flags

С	Z	S	OV	MIE	HC
_	-	I	Ι	Ι	Ι

-: No change

Mnemonic First		Second	DSR	Instruction Format				
operand operand	prefix code	First word				Second word		
MOV	CQRn	[EA]		F	п	6	D	
		*: [EA]	<word></word>	F	п	6	D	
		[EA+]		F	п	7	D	
		*:[EA+]	<word></word>	F	п	7	D	

*	<word></word>					
pseg_addr	Е	3	pseg_addr			
DSR	F	Е	9	F		
Rd	9	0	d	F		

MOV CRn, obj

Coprocessor data transfer

Function

 $CRn \leftarrow obj$

Description

• This instruction loads the specified coprocessor byte-sized register from the specified byte address.

Flags

С	Z	S	OV	MIE	HC
_	_	I	Ι	Ι	

-: No change

Mnemonic	First	Second	DSR	Instruction Format				
operand operand	prefix code	First word				Second word		
MOV	CRn	[EA]		F	п	0	D	
		*: [EA]	<word></word>	F	п	0	D	
		[EA+]		F	п	1	D	
		*:[EA+]	<word></word>	F	п	1	D	

*	<word></word>						
pseg_addr	Е	3	pseg_addr				
DSR	F	Е	9	F			
Rd	9	0	d	F			

MOV CR*n*, R*m*

Coprocessor data transfer

Function

 $CRn \leftarrow Rm$

Description

• This instruction loads the specified coprocessor byte-sized register from the specified byte-sized internal register.

Flags

С	Z	S	OV	MIE	HC
-	_	I	Ι	Ι	-

-: No change

Mnemonic First	First	Second	Instruction Format				
	operand operand		First word				Second word
MOV	CRn	Rm	А	п	т	Е	

MOV CXR*n*, obj

Coprocessor data transfer

Function

 $CXRn \leftarrow obj$

Description

• This instruction loads the specified coprocessor double word-sized register from the specified double word-sized internal register.

Flags

С	Z	S	OV	MIE	HC
-	_	Ι	Ι	Ι	١

-: No change

Mnemonic	First	Second	DSR	Instruction Format				
operand	operand prefix code	First word				Second word		
MOV	CXRn	[EA]		F	п	4	D	
		*: [EA]	<word></word>	F	п	4	D	
		[EA+]		F	п	5	D	
		*:[EA+]	<word></word>	F	п	5	D	

*	<word></word>						
pseg_addr	Е	3	pseg_addr				
DSR	F	Е	9	F			
Rd	9	0	d	F			

MOV ECSR, Rm

Data transfer

Function

• If ELEVEL is zero

```
LCSR \leftarrow Rm
```

• If ELEVEL is nonzero ECSR[ELEVEL] ←Rm

Description

• This instruction loads the contents of the specified register into the local code segment register (LCSR) if ELEVEL is zero and into the ECSR register (ECSR1 to ECSR3) for the current exception level (ELEVEL) setting otherwise.

Flags

С	Ζ	S	OV	MIE	HC
Ι	I	Ι		-	I

-: No change

Mnemonic First Second	Second	Instructio			structio	n Format	
	operand	operand	First word			Second word	
MOV	ECSR	Rm	А	0	т	F	

MOV ELR, ERm

Data transfer

Function

• If ELEVEL is zero

 $LR \leftarrow ERm$

• If ELEVEL is nonzero ELR[ELEVEL] ← ERm

Description

• This instruction loads the contents of the specified word-sized register into the link register (LR) if ELEVEL is zero and into the exception link register (ELR1 to ELR3) for the current exception level (ELEVEL) setting otherwise.

Flags

С	Z	S	OV	MIE	HC
-	I	Ι			_

-: No change

Mnemonic First	First	First Second	Instruction Format				
	operand	operand	First word	Second word			
MOV	ELR	ERm	A m 0 D				

MOV EPSW, Rm

Data transfer

Function

• If ELEVEL is nonzero EPSW[ELEVEL] ←Rm

Description

- This instruction loads the contents of the specified register into the exception program status word (EPSW1 to EPSW3) register for the current exception level (ELEVEL) setting if ELEVEL is nonzero.
- If ELEVEL is zero, this instruction does nothing. The program counter (PC) simply advances to the next instruction.

Flags

С	Ζ	S	OV	MIE	HC
_	I	Ι			-

-: No change

Mnemonic First Second	Second	Instruction Format					
	operand	operand	First word			Second word	
MOV	EPSW	Rm	А	0	т	С	

MOV ERn, ELR

Data transfer

Function

• If ELEVEL is zero

 $ERn \leftarrow LR$

• If ELEVEL is nonzero

 $ERn \leftarrow ELR[ELEVEL]$

Description

• This instruction loads the specified word-sized register from the link register (LR) if ELEVEL is zero and from the exception link register (ELR1 to ELR3) for the current exception level (ELEVEL) setting otherwise.

Flags

С	Z	S	OV	MIE	HC
-	_	-	-	_	-

-: No change

Mnemonic First Second	Instruction Format						
	operand	operand	First word			Second word	
MOV	ERn	ELR	А	п	0	5	

MOV ER*n*, ER*m*

Function

 $ERn \leftarrow ERm$

Description

• This instruction loads the first word-sized register from the second.

Flags

С	Ζ	S	OV	MIE	HC
-	*	*	Ι	_	Ι

- Z: This flag goes to "1" if the new register contents are zero. Otherwise, it goes to "0."
- S: This bit tracks the top bit of the result.
- -: No change

Mnemonic First Second	Instruction Format						
	operand	operand	First word			Second word	
MOV	ERn	ERm	F	п	т	5	

MOV ER*n*, #imm7

Data transfer

Function



Description

• This instruction loads the sign-extended *imm7* into the specified word-sized register. More precisely, it loads the immediate value into Rn, the lower half of the register, and copies bit 6 from the immediate value into Rn bit 7 and all bits of Rn+1.

Example:

MOV MOV MOV	R0,#07Fh R1,#0h ER0,#-64	; Execution replicates the top bit ("1"), setting R0 to 0C0H and R1 to 0FFH
MOV	R0,#03Fh	
MOV	R1,#0FFh	
MOV	ER0,#3Fh	; Execution replicates the top bit ("0"), setting R0 to 03FH and R1 to 0H

Flags

С	Ζ	S	OV	MIE	HC
_	*	*	_	-	-

- Z: This flag goes to "1" if the new register contents are zero. Otherwise, it goes to "0."
- S: This bit tracks the top bit of the result.
- -: No change

Mnemonic First Second		Instruction Format				n Format	
	operand	operand	First word	First word			Second word
MOV	ERn	#imm7	Е	n	0	imm7	

MOV ER*n*, SP

Data transfer

Function

 $\text{ER}n \leftarrow \text{SP}$

Description

• This instruction saves the contents of the stack pointer (SP) in the specified word-sized register.

Flags

С	Z	S	OV	MIE	HC
_	-	1	1	I	Ι

-: No change

Mnemonic	First	Second			Ins	tructio	n Format
	operand	operand	First word			Second word	
MOV	ERn	SP	A n 1 A		А		

MOV obj, CERm

Coprocessor data transfer

Function

(WORD) $obj \leftarrow CERm$

Description

• This instruction saves the contents of the specified coprocessor word-sized register at the specified word address in the EA register.

Flags

С	Z	S	OV	MIE	HC
_	-	Ι	Ι	Ι	Ι

-: No change

Mnemonic	First	Second	cond DSR			Instruction Format				
	operand	operand	prefix code	code First word				Second word		
MOV	[EA]	CERm		F	т	А	D			
	* : [EA]	CERm	<word></word>	F	т	А	D			
	[EA+]	CERm		F	т	В	D			
	* : [EA+]	CERm	<word></word>	F	т	В	D			

*		<word></word>				
pseg_addr	Е	3	pseg_addr			
DSR	F	Е	9 F			
Rd	9	0	d	F		

MOV *obj*, CQR*m*

Coprocessor data transfer

Function

 $(QWORD)obj \leftarrow CQRm$

Description

• This instruction saves the contents of the specified coprocessor quad word-sized register at the specified word address in the EA register.

Flags

С	Z	S	OV	MIE	HC
_	_	I	Ι	Ι	

-: No change

Mnemonic	First	Second	DSR	Instruction Format				
	operand	operand	prefix code	First word				Second word
MOV	[EA]	CQRm		F	m	Е	D	
	*: [EA]	CQRm	<word></word>	F	т	Е	D	
	[EA+]	CQRm		F	т	F	D	
	*: [EA+]	CQRm	<word></word>	F	т	F	D	

*		<word></word>				
pseg_addr	Е	3	pseg_addr			
DSR	F	Е	9	F		
Rd	9	0	d	F		

MOV obj, CRm

Coprocessor data transfer

Function

(BYTE) $obj \leftarrow CRm$

Description

• This instruction saves the contents of the specified coprocessor byte-sized register at the specified byte address in the EA register.

Flags

С	Z	S	OV	MIE	HC
_	-	I	Ι	-	I

-: No change

Mnemonic	First	Second	DSR	Instruction Format				
	operand operand		prefix code	First word				Second word
MOV	[EA]	CRm		F	т	8	D	
	*: [EA]	CRm	<word></word>	F	т	8	D	
	[EA+]	CRm		F	т	9	D	
	*: [EA+]	CRm	<word></word>	F	т	9	D	

*	<word></word>					
pseg_addr	Е	3	pseg_addr			
DSR	F	Е	9 F			
Rd	9	0	d F			

MOV obj, CXRm

Coprocessor data transfer

Function

(DOUBLE WORD) $obj \leftarrow CXRm$

Description

• This instruction saves the contents of the specified coprocessor double word-sized register at the specified word address in the EA register.

Flags

С	Z	S	OV	MIE	HC
_	-	Ι	Ι	Ι	Ι

-: No change

Mnemonic	First	Second	DSR	Instruction Format					
	operand operand Prefix code		First word				Second word		
MOV	[EA]	CXRm		F	m	С	D		
	*: [EA]	CXRm	<word></word>	F	т	С	D		
	[EA+]	CXRm		F	т	D	D		
	*: [EA+]	CXRm	<word></word>	F	т	D	D		

*	<word></word>								
pseg_addr	Е	3	pseg_add	lr					
DSR	F	Е	9	F					
Rd	9	0	d	F					

MOV PSW, obj

Data transfer

Function

 $\text{PSW} \leftarrow obj$

Description

- This instruction loads the program status word (PSW) from the specified byte-sized object.
- When the current exception level (ELEVEL) is changed, it is necessary to arrange an NOP instruction immediately after. Otherwise, the following command operates before changing ELEVEL, and as a result, the program might malfunction. **Example:**

MOV PSW, #05h <u>NOP</u>

RTI

• When the value of the master interrupt enable (MIE) bit is reset in 0, the DI instruction is used, and this instruction is not used. Otherwise, the MIE bit does not go to "0" for three cycles from the start of this instruction, as a result, maskable interrupt that the programmer doesn't intend is permitted, and there is a possibility that the application program malfunctions.

Flags

С	Ζ	S	OV	MIE	HC
*	*	*	*	*	*

*: Contents reflect the corresponding source bit.

Mnemonic	First	Second	Instruction Format					
	operand	operand	First word				Second word	
MOV	PSW	#unsigned8	Е	9	unsig	ned8		
		Rm	А	0	т	В		

MOV Rn, CRm

Coprocessor data transfer

Function

 $Rn \leftarrow CRm$

Description

• This instruction loads the specified byte-sized register from the specified coprocessor byte-sized register.

Flags

С	Z	S	OV	MIE	HC
_	_	Ι	Ι	I	Ι

-: No change

Mnemonic First Second		Second	Instruction Format				
	operand	operand	First word				Second word
MOV	Rn	CRm	А	n	m	6	

MOV Rn, ECSR

Function

- If ELEVEL is zero
 - $Rn \leftarrow LCSR$
- If ELEVEL is nonzero
 - $Rn \leftarrow ECSR[ELEVEL]$

Description

• This instruction loads the specified byte-sized register from the local code segment register (LCSR) if ELEVEL is zero and from the ECSR register (ECSR1 to ECSR3) for the current exception level (ELEVEL) setting otherwise.

Flags

С	Ζ	S	OV	MIE	HC
-	Ι	I	Ι	Ι	I

-: No change

Instruction Format

Mnemonic	Vnemonic First Second		Instruction Format					
	operand	operand operand						Second word
MOV	Rn	ECSR	А	п		0	7	

Data transfer

MOV R*n*, EPSW

Function

• If ELEVEL is nonzero

 $Rn \leftarrow EPSW[ELEVEL]$

Description

- This instruction loads the specified byte-sized register from the exception program status word (EPSW1 to EPSW3) register for the current exception level (ELEVEL) setting if ELEVEL is nonzero.
- If ELEVEL is zero, this instruction does nothing. The program counter (PC) simply advances to the next instruction.

Flags

С	Ζ	S	OV	MIE	HC
-	_	-	-	-	-

-: No change

Mnemonic	Mnemonic First Second		Instruction Format				
	operand	operand	First word			Second word	
MOV	Rn	EPSW	А	n	0	4	

MOV R*n*, PSW

Data transfer

Function

 $Rn \leftarrow PSW$

Description

• This instruction loads the specified byte-sized register from the program status word (PSW).

Flags

С	Z	S	OV	MIE	HC
_	-	Ι	Ι	Ι	Ι

-: No change

Mnemonic First Second		Instruction Format					
	operand	operand	First word			Second word	
MOV	Rn	PSW	А	n	0	3	

MOV Rn, obj

Function

Rn $\leftarrow obj$

Description

• This instruction loads the specified byte-sized register from the specified byte-sized object.

Flags

С	Ζ	S	OV	MIE	HC
_	*	*	1	I	-

- Z: This flag goes to "1" if the new register contents are zero. Otherwise, it goes to "0."
- S: This bit tracks the top bit of the result.
- -: No change

Instruction Format

Mnemonic	c First Second		Instruction Format					
	operand	operand	First word				Second word	
MOV	Rn	Rm	8	п	т	0		
		#imm8	0	п	im	m8		

3-76

Data transfer

MOV SP, ERm

Data transfer

Function

 $SP \leftarrow ERm$

Description

• This instruction loads the stack pointer (SP) from the specified word-sized register.

Flags

С	Z	S	OV	MIE	HC
-	-	I	Ι	Ι	I

-: No change

Mnemonic F	First Second	Instruction Format					
	operand	operand	First word				Second word
MOV	SP	ERm	А	1	т	А	

MUL ER*n*,R*m*

Multiplication

Function

 $\text{ER}n \leftarrow \text{R}n * \text{R}m$ (*n* must be even)

Description

• This instruction multiplies the contents of the two specified byte-size registers and stores the 16-bit product in the word-sized register corresponding to the first register.

Flags

С	Z	S	OV	MIE	HC
-	*	1	1	I	Ι

- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- -: No change

Mnemonic First Second		Second	Instruction Format				
	operand operand	First word				Second word	
MUL	ERn	Rm	F	п	т	4	

NEG Rn

Negate

Function

 $Rn \leftarrow 0-Rn$

Description

• This instruction calculates the twos complement of the contents of the specified byte-size register and stores the result in that register.

Flags

С	Z	S	OV	MIE	HC
*	*	*	*	I	*

- C: This bit goes to "1" if the operation produces a carry out of bit 7 and to "0" otherwise.
- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic First Seco	Second	Instruction Format					
	operand operand	First word				Second word	
NEG	Rn		8	n	5	F	

NOP

No operation

Function

No operation

Description

• This instruction advances the program counter (PC) to the next instruction.

Flags

С	Z	S	OV	MIE	HC
-	-	-	-	-	-

-: No change

Mnemonic First Second	Second	Instruction Format					
	operand operand	First word				Second word	
NOP			F	Е	8	F	
OR Rn, obj

Bitwise OR

Function

 $Rn \leftarrow Rn \mid obj$

Description

• This instruction ORs the contents of the specified byte-sized register and object and stores the result in the register.

Flags

С	Z	S	OV	MIE	HC
-	*	*	1	I	_

- Z: This flag goes to "1" if the new register contents are zero. Otherwise, it goes to "0."
- S: This bit tracks the top bit of the result.
- -: No change

Mnemonic	First	Second			Ins	tructio	n Format
	operand	operand	First word				Second word
OR	Rn	Rm	8	8 n m 3		3	
		#imm8	3	п	im	m8	

POP register list

Restore control registers

Function

Control registers \leftarrow (SP)

 $SP \leftarrow SP + n$

Description

- This instruction loads the specified control registers from the system stack pointed to by the stack pointer (SP) and then increments SP by the corresponding number of bytes. For further details, see Section 1.6 "Stack Modifications."
- The following control registers can appear in this list.
 - (1) EA register
 - (2) link register (LR) for saving the program counter (PC) when calling a subroutine
 - (3) program status word (PSW)
 - (4) program counter (PC)
- This list need not contain all, but it must contain at least one.
- This list can appear in any order, but the hardware always uses the order given below:

 $EA \rightarrow LR \rightarrow PSW \rightarrow PC$

- There is no automatic word alignment about the stack operations. Therefore, if the contents of the stack pointer are odd, that address is used as is.
- The normal procedure for returning from a subroutine or interrupt handler is with an RT or RTI instruction, respectively, but it is sometimes necessary to save the contents of backup registers to the stack with PUSH instructions when subroutines or interrupt handlers are nested and restore them with POP instructions afterward. For further details, see Section 1.4 "Exception Levels and Backup Registers."

Flags

С	Ζ	S	OV	MIE	HC
*	*	*	*	*	*

*: Contents change only if PSW is on the list.

Mnemonic	First	In	structio	n Form	nat
	operand	First word	First word		
POP	EA	F	1	8	Е
	PC	F	2	8	Е
	EA, PC	F	3	8	Е
	PSW	F	4	8	Е
	EA, PSW	F	5	8	Е
	PC, PSW	F	6	8	Е
	EA, PC, PSW	F	7	8	Е
	LR	F	8	8	Е
	EA, LR	F	9	8	Е
	PC, LR	F	А	8	Е
	EA, PC, LR	F	В	8	Е
	LR, PSW	F	С	8	Е
	EA, PSW, LR	F	D	8	Е
	PC, PSW, LR	F	Е	8	Е
	EA, PC, PSW, LR	F	F	8	Е

POP obj

Restore general registers

Function

General registers \leftarrow (SP)

 $SP \leftarrow SP + n$

Description

- This instruction loads the specified general registers from the system stack pointed to by the stack pointer (SP) as it increments SP by the corresponding number of bytes.
- Because the stack operations are always word sized, this instruction with a byte-sized operand (Rn) loads the specified register and then automatically introduces a dummy cycle that increments SP without modifying any other registers. For further details, see Section 1.6 "Stack Modifications."
- There is no automatic word alignment about the stack operations. Therefore, if the contents of the stack pointer are odd, that address is used as is.

Flags

С	Ζ	S	OV	MIE	HC
_	Ι	Ι	Ι	I	Ι

-: No change

Mnemonic	nic First		Instruction Format			
	operand	First word				
POP	Rn	F	п	0000 E		
	ERn	F	п	0001 E		
	XRn	F	п	0010 E		
	QRn	F	п	0011 E		

PUSH register list

Function

 $SP \leftarrow SP - n$ (SP) \leftarrow Control registers

Description

- This instruction saves the specified control registers to the system stack pointed to by the stack pointer (SP) as it decrements SP by the corresponding number of bytes. For further details, see Section 1.6 "Stack Modifications."
- The following control registers can appear in this list.
 - (1) exception link register (ELR)
 - (2) exception program status word (EPSW)
 - (3) link register (LR) for saving the program counter (PC) when calling a subroutine
 - (4) EA register
- This list can appear in any order, but the hardware always uses the order given below:

$$ELR \rightarrow EPSW \rightarrow LR \rightarrow EA$$

- This instruction assumes that preceding PUSH instructions have saved the specified control registers on the stack in the appropriate order.
- There is no automatic word alignment about the stack operations. Therefore, if the contents of the stack pointer are odd, that address is used as is.
- The normal procedure for returning from a subroutine or interrupt handler is with an RT or RTI instruction, respectively, but it is sometimes necessary to save the contents of backup registers to the stack with PUSH instructions when subroutines or interrupt handlers are nested and restore them with POP instructions afterward. For further details, see Section 1.4 "Exception Levels and Backup Registers."

Flags

С	Ζ	S	OV	MIE	HC
_	-	I	Ι	Ι	I

-: No change

Mnemonic	First	In	structio	n Form	nat
	operand	First word	First word		
PUSH	EA	F	1	С	Е
	ELR	F	2	С	Е
	EA, ELR	F	3	С	Е
	EPSW	F	4	С	Е
	EPSW, EA	F	5	С	Е
	EPSW, ELR	F	6	С	Е
	EPSW, ELR, EA	F	7	С	Е
	LR	F	8	С	Е
	LR, EA	F	9	С	Е
	LR, ELR	F	А	С	Е
	LR, EA, ELR	F	В	С	Е
	LR, EPSW	F	С	С	Е
	LR, EPSW, EA	F	D	С	Е
	LR, EPSW, ELR	F	Е	с	Е
	LR, EPSW, ELR, EA	F	F	С	Е

PUSH obj

Save general registers

Function

 $SP \leftarrow SP - n$ (SP) \leftarrow General registers

Description

- This instruction loads the specified general registers from the system stack pointed to by the stack pointer (SP) as it decrements SP by the corresponding number of bytes.
- Because Stack operations are always word sized, this instruction with a byte-sized operand (R*n*) loads the specified register and then automatically introduces a dummy cycle that decrements SP without modifying any other registers. For further details, see Section 1.6 "Stack Modifications."
- There is no automatic word alignment about the stack operations. Therefore, if the contents of the stack pointer are odd, that address is used as is.

Flags

С	Ζ	S	OV	MIE	HC
_	_	Ι	Ι	I	Ι

-: No change

Mnemonic	nemonic First		Instruction Format				
	operand	First word					
PUSH	Rn	F	п	0100 E			
	ERn	F	п	0101 E			
	XRn	F	п	0110 E			
	QRn	F	n	0111 E			

RB Dbitadr

Reset bit

Function

 $Z \quad \leftarrow \sim [Dbitadr]$

[Dbitadr] $\leftarrow 0$



Description

- This instruction tests the specified bit by reading it from memory, inverting it, and storing the result in the Z flag. It then resets the original bit to "0."
- The bit address *Dbitadr* has the format *Dadr.bit*, where *bit* is an integer between 0 and 7 specifying the bit position within the memory byte.

Flags

С	Z	S	OV	MIE	HC
_	*	1	_	I	Ι

- Z: Inverse of the original bit
- -: No change

Mnemonic	First	DSR			In	structio	n Format	
	operand	prefix code	First word				Second word	
RB	Dbitadr		А	A 0 1 <i>bit</i> 2		2	Dadr	
	*: Dbitadr	<word></word>	А	0	1 bit	2	Dadr	

*	<word></word>							
pseg_addr	Е	3	pseg_addr					
DSR	F	Е	9	F				
Rd	9	0	d F					

RB Rn. bit_offset

Reset bit

Function

 $Z \leftarrow {\sim} Rn[\textit{ bit_offset }]$

 $Rn[\textit{bit_offset}] \leftarrow 0$

Description

- This instruction reads the specified bit from the specified byte-sized register, inverts it, and stores it in the Z flag. It then resets the original bit to "0."
- *bit_offset* is an integer between 0 and 7 specifying the bit position within the register.

Flags

С	Z	S	OV	MIE	HC
-	*	1	_	_	Ι

- Z: Inverse of the original bit
- -: No change

Mnemonic First	First	First Second	Instruction Format					
	operand	operand	First Sew word wo	econd ord				
RB	Rn.bit_offset		A n 0 bit 2					

RC

Reset carry flag

Function

 $C \leftarrow 0$

Description

• This instruction resets the carry flag to "0."

Flags

С	Z	S	OV	MIE	HC
*	1	1	1	I	Ι

- C: This goes to "0."
- -: No change

Mnemonic First Second	Second		Instructio			n Format	
	operand	operand	First word			Second word	
RC			Е	В	7	F	

RT

Return from subroutine

Function

 $\begin{array}{ll} \text{CSR} & \leftarrow \text{LCSR} \\ \text{PC} & \leftarrow \text{LR} \end{array}$

Description

• This instruction is for returning from a subroutine called with a BL instruction. It restores the address of the instruction following the BL instruction by loading the code segment register from the local code segment register (LCSR) and the program counter (PC) from the link register (LR).

Flags

С	Z	S	OV	MIE	HC
-	-	-	-	-	-

-: No change

Mnemonic First	First	and Second operand	Instruction Format				
	operand		First word				Second word
RT			F	Е	1	F	

RTI

Return from interrupt

Function

 $CSR \leftarrow ECSR[ELEVEL]$ $PC \leftarrow ELR [ELEVEL]$ $PSW \leftarrow EPSW[ELEVEL]$

Description

• This instruction is for returning from an interrupt handler. It restores the program status word (PSW) and program counter (PC) from the exception program status word (EPSW1 to EPSW3) register and exception link register (ELR1 to ELR3), respectively, for the current exception level (ELEVEL) setting—1 for maskable interrupts and 2 for nonmaskable ones.

Flags

С	Ζ	S	OV	MIE	HC
*	*	*	*	*	*

- *: Contents reflect the corresponding EPSW bit.
- -: No change

Mnemonic I	First Second		Instruction Format				
	operand	operand	First word			Second word	
RTI			F	Е	0	F	

SB Dbitadr

Set bit

Function



Description

- This instruction tests the specified bit by reading it from memory, inverting it, and storing the result in the Z flag. It then sets the original bit to "1."
- The bit address *Dbitadr* has the format *Dadr16.bit*, where *bit* is an integer between 0 and 7 specifying the bit position within the memory byte.

Flags

С	Z	S	OV	MIE	HC
_	*	Ι	Ι	_	1

- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- -: No change

Mnemonic	First	DSR		Instruction Format				
	operand	prefix code	First word					Second word
SB	Dbitadr		А	0	1 bi	t	0	Dadr
	*: Dbitadr	<word></word>	А	0	1 bi	t	0	Dadr

*	<word></word>						
pseg_addr	Е	3	pseg_addr				
DSR	F	Е	9	F			
Rd	9	0	d F				

SB R*n*.bit_offset

Function

 $Z \qquad \leftarrow \sim Rn[bit_offset]$ Rn[bit_offset] ← 1

Description

- This instruction reads the specified bit from the specified byte-sized register, inverts it, and stores it in the Z flag. It then sets the original bit to "1."
- *bit_offset* is an integer between 0 and 7 specifying the bit position within the register.

Flags

С	Z	S	OV	MIE	HC
_	*	1	1	_	-

- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- -: No change

Mnemonic	First	Second	Instruction Format			
	operand	operand	First word	Second word		
SB	Rn.bit_offset		A $n = 0$ bit 0			

SC

Set carry flag

Function

 $C \leftarrow 1$

Description

• This instruction sets the carry flag to "1."

Flags

С	Z	S	OV	MIE	HC
*	1	Ι	_	I	Ι

C: This goes to "1."

Mnemonic	Mnemonic First Second	Second			Ins	tructio	n Format
	operand	operand	First word			Second word	
SC			Е	D	8	0	

SLL R*n*, obj

Function



Description

- This instruction shifts the bits in the specified byte-sized register left the number of places specified by the second operand and shifts in zeros from the right. The carry flag retains the last bit shifted out.
- The meaningful range for shift sizes is 0 to 7. If the second operand is a byte-sized register, the hardware ignores bits 7 to 3 in that register and uses only the lowest three bits, thus restricting the shift size to the range 0 to 7. A shift size of 0 produces the equivalent of a NOP instruction. Preceding this instruction with a sequence of SLLC instructions permits a shift operation on longer bit sequences in multiple registers. (See SLLC example.)

Flags

С	Ζ	S	OV	MIE	HC
*	-	-	-	-	-

- C: This bit retains the last bit shifted out.
- -: No change

Mnemonic	First	Instruction Format						
	operand	operand	First word					Second word
SLL	R <i>n</i>	Rm	8	п		т	А	
		#width	9	п	0	width	А	

SLLC Rn, obj

Shift left logical continued

Function



Description

- This instruction shifts the 16 bits in the specified byte-sized register and the register below it (or R15 if R0 is specified) left the number of places specified by the second operand (up to a maximum of 7 places) and stores the upper eight bits in the specified register. The carry flag retains the last bit shifted out.
- The meaningful range for shift sizes is 0 to 7. If the second operand is a byte-sized register, the hardware ignores bits 7 to 3 in that register and uses only the lowest three bits, thus restricting the shift size to the range 0 to 7. A shift size of 0 produces the equivalent of a NOP instruction.
- A sequence of these instructions followed by an SLL instruction permits a shift operation on longer bit sequences in multiple registers. (See example.)

Example: Shift left for double word data

SLLC	R3, R5	
SLLC	R2, R5	
SLLC	R1, R5	
SLL	R0, R5	This completes shift of XR0 contents

Flags

ľ	С	Ζ	S	OV	MIE	HC
	*	Ι		I	Ι	I

- C: This bit retains the last bit shifted out.
- -: No change

Mnemonic	First	Second	Instruction Format					
	operand	operand	First word				Second word	
SLLC	Rn	Rm	8	п	т	В		
		#width	9	п	0 width	В		

SRA Rn, obj

Shift right arithmetic

Function



Description

- This instruction shifts the bits in the specified byte-sized register right the number of places specified by the second operand and shifts in duplicates of the original sign bit (bit 7) from the left. The carry flag retains the last bit shifted out.
- The meaningful range for shift sizes is 0 to 7. If the second operand is a byte-sized register, the hardware ignores bits 7 to 3 in that register and uses only the lowest three bits, thus restricting the shift size to the range 0 to 7. A shift size of 0 produces the equivalent of a NOP instruction.

Flags

С	Ζ	S	OV	MIE	HC
*	_	I	I	I	_

- C: This bit retains the last bit shifted out.
- -: No change

Mnemonic	Instruction Format						
	operand	operand	First word				Second word
SRA	Rn	Rm	8	п	т	Е	
		#width	9	n	0 width	Е	

SRL R*n*, obj

Shift right logical

Function



Description

- This instruction shifts the bits in the specified byte-sized register right the number of places specified by the second operand and shifts in zeros from the left. The carry flag retains the last bit shifted out.
- The meaningful range for shift sizes is 0 to 7. If the second operand is a byte-sized register, the hardware ignores bits 7 to 3 in that register and uses only the lowest three bits, thus restricting the shift size to the range 0 to 7. A shift size of 0 produces the equivalent of a NOP instruction. Preceding this instruction with a sequence of SRLC instructions permits a shift operation on longer bit sequences in multiple registers. (See SRLC example.)

Flags

С	Ζ	S	OV	MIE	HC
*	-	-	-	-	-

- C: This bit retains the last bit shifted out.
- -: No change

Mnemonic	First	Second	Instruction Format					
	operand	operand	First word				Second word	
SRL	Rn	Rm	8	n	m	С		
		#width	9	п	0 width	С		

SRLC Rn, obj

Shift right logical continued

Function



Description

- This instruction shifts the 16 bits in the specified byte-sized register and the register above it (or R0 if R15 specified) right the number of places specified by the second operand (up to a maximum of 7 places) and stores the lower eight bits in the specified register. The carry flag retains the last bit shifted out.
- The meaningful range for shift sizes is 0 to 7. If the second operand is a byte-sized register, the hardware ignores bits 7 to 3 in that register and uses only the lowest three bits, thus restricting the shift size to the range 0 to 7. A shift size of 0 produces the equivalent of a NOP instruction.

Example: Shift right for double word data

SRLC 1	R0, R5	
SRLC 1	R1, R5	
SRLC 1	R2, R5	
SRL 1	R3, R5	This completes shift of XR0 contents

Flags

С	Ζ	S	OV	MIE	HC
*	-	-	-	-	-

- C: This bit retains the last bit shifted out.
- -: No change

Mnemonic	First	Second	Instruction Format					
	operand	operand	First word				Second word	
SRLC	Rn	Rm	8	п	т	D		
		#width	9	п	0 width	D		

ST ER*n*, obj

Word-sized data transfer

Function



·

Description

• This instruction stores the contents of the specified 16-bit register at the specified word address.

Flags



-: No change

Instruction Format

(See next page)

Chapter 3. Instruction Descriptions Instruction Set

Mnemonic	First	Second	DSR			In	structio	n Format
	operand	operand	prefix code	First word				Second word
ST	ERn	[EA]		9	n	3	3	
		*: [EA]	<word></word>	9	п	3	3	
		[EA+]		9	п	5	3	
		*:[EA+]	<word></word>	9	n	5	3	
		[ERm]		9	n	т	3	
		*:[ER <i>m</i>]	<word></word>	9	n	т	3	
		Disp16[ERm]		А	п	т	9	Disp16
		*:Disp16[ERm]	<word></word>	А	п	m	9	Disp16
		Disp6[BP]		В	n	10 L	Disp6	
		*:Disp6[BP]	<word></word>	В	п	10 I	Disp6	
		Disp6[FP]		В	n	11 I	Disp6	
		*:Disp6[FP]	<word></word>	В	n	11 L	Disp6	
		Dadr		9	n	1	3	Dadr
		*: Dadr	<word></word>	9	п	1	3	Dadr

*	<word></word>							
pseg_addr	Е	3	pseg_addr					
DSR	F	Е	9	F				
Rd	9	0	d	F				

ST QR*n*, obj

Quad word-sized data transfer

Function

 $obj \leftarrow QRn$



Description

• This instruction stores the contents of the specified 64-bit register at the specified word address.

Flags

С	Ζ	S	OV	MIE	HC
-	_	I	Ι	_	Ι

-: No change

Mnemonic	First	Second	DSR	Instruction Format					
	operand	operand	prefix code	First word				Second word	
ST	QRn	[EA]		9	п	3	7		
		*: [EA]	<word></word>	9	п	3	7		
		[EA+]		9	п	5	7		
		*:[EA+]	<word></word>	9	п	5	7		

*	<word></word>							
pseg_addr	Е	3	pseg_addr					
DSR	F	Е	9 F					
Rd	9	0	d	F				

ST Rn, obj

Byte-sized data transfer

Function

 $obj \leftarrow Rn$

Description

• This instruction stores the contents of the specified 8-bit register at the specified address.

Flags

С	Z	S	OV	MIE	HC
I	Ι	Ι	Ι	I	Ι

-: No change

Instruction Format

(See next page)

Mnemonic	First	Second	DSR			Ins	structio	n Format
	operand	operand	prefix code	First word				Second word
ST	Rn	[EA]		9	n	3	1	
		*: [EA]	<word></word>	9	n	3	1	
		[EA+]		9	п	5	1	
		*:[EA+]	<word></word>	9	п	5	1	
		[ERm]		9	п	т	1	
		*:[ER <i>m</i>]	<word></word>	9	п	т	1	
		Disp16[ERm]		9	п	т	9	Disp16
		*:Disp16[ERm]	<word></word>	9	n	m	9	Disp16
		Disp6[BP]		D	п	10 L	Disp6	
		*: <i>Disp6</i> [BP]	<word></word>	D	п	10 L	Disp6	
		Disp6[FP]		D	n	11 L	Disp6	
		*:Disp6[FP]	<word></word>	D	п	11 L	Disp6	
		Dadr		9	п	1	1	Dadr
		*: Dadr	<word></word>	9	п	1	1	Dadr

*	<word></word>						
pseg_addr	Е	3	pseg_addr				
DSR	F	Е	9	F			
Rd	9	0 <i>d</i> F					

ST XR*n*, obj

Double word-sized data transfer

Function



Description

• This instruction stores the contents of the specified 32-bit register at the specified word address.

Flags

С	Z	S	OV	MIE	HC
-	_	-	_	-	-

-: No change

Mnemonic	First	Second	DSR		Instruction Format					
	operand	operand	prefix code	First word				Second word		
ST	XRn	[EA]		9	п	3	5			
		*: [EA]	<word></word>	9	п	3	5			
		[EA+]		9	п	5	5			
		*:[EA+]	<word></word>	9	п	5	5			

*	<word></word>								
pseg_addr	E 3 pseg_addr								
DSR	F	Е	9	F					
Rd	9	9 0 <i>d</i> F							

SUB Rn, Rm

Subtract

Function

 $Rn \leftarrow Rn - Rm$

Description

• This instruction subtracts the contents of the second byte-sized register from those of the first and stores the result in the first.

Flags

С	Ζ	S	OV	MIE	HC
*	*	*	*	_	*

- C: This bit goes to "1" if the operation produces a borrow into bit 7 and to "0" otherwise.
- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	Second			Ins	structio	n Format
	operand	operand	First word	First word			Second word
SUB	Rn	Rm	8	п	т	8	

SUBC Rn, Rm

Function

 $Rn \leftarrow Rn - Rm - C$

Description

• This instruction subtracts the contents of the second byte-sized register and the carry flag from the contents of the first register and stores the result in the first register.

Flags

С	Ζ	S	OV	MIE	HC
*	*	*	*	-	*

- C: This bit goes to "1" if the operation produces a borrow into bit 7 and to "0" otherwise.
- Z: This flag remains "1" only if it was "1" before execution and the result is zero. Otherwise, it remains or goes to "0."
- S: This bit tracks the top bit of the result.
- OV: This bit goes to "1" if the operation produces overflow and to "0" otherwise.
- HC: This bit goes to "1" if the operation produces a carry out of or borrow into bit 3 and to "0" otherwise.
- -: No change

Mnemonic	First	Second			Ins	tructio	n Format
	operand	operand	First word			Second word	
SUBC	Rn	Rm	8 n m		9		

SWI #snum

Software interrupt

Function

 $EPSW1 \leftarrow PSW$ $ELEVEL \leftarrow 1$ $ELR1 \leftarrow PC+2$ $ECSR1 \leftarrow CSR$ $MIE \leftarrow 0$ $PC \leftarrow TABLE[snum <<1]$

Description

• This instruction loads the specified vector table entry into the program counter (PC). The operand is an integer between 0 and 63. During the interrupt cycle, this instruction also saves the address of the next instruction in the ELR1 register.

Flags

С	Ζ	S	OV	MIE	HC
I	I	Ι	-	*	-

MIE: This goes to "0."

-: No change

Mnemonic	First				Instructio	on Format
	operand	First word	st rd			Second word
SWI	#snum	Е	5	0 0	snum	

TB Dbitadr

Function



Description

- This instruction tests the specified bit by reading it from memory, inverting it, and storing the result in the Z flag.
- The bit address *Dbitadr* has the format *Dadr16.bit*, where *bit* is an integer between 0 and 7 specifying the bit position within the memory byte.

Flags

С	Ζ	S	OV	MIE	HC
-	*	-	-	-	-

- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- -: No change

Mnemonic	First	DSR			Ir	structio	n Format
	operand	prefix code	First word				Second word
TB	Dbitadr		Α	0	1 bit	1	Dadr
	*: Dbitadr	<word></word>	А	0	1 bit	1	Dadr

*	<word></word>						
pseg_addr	E 3 pseg_addr						
DSR	F	Е	9 F				
Rd	9 0 <i>d</i> F						

TB Rn.bit_offset

Test bit

Function

 $Z \leftarrow \sim Rn[bit_offset]$

Description

- This instruction tests the specified bit by reading it from memory, inverting it, and storing the result in the Z flag.
- *bit_offset* is an integer between 0 and 7 specifying the bit position within the register.

Flags

С	Z	S	OV	MIE	HC
-	*	1	1	I	Ι

- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- -: No change

Mnemonic	First	Second	Instruction Format						
	operand	operand	First word	Second word					
TB	Rn.bit		A n 0 bit	1					

XOR R*n*, obj

Bitwise exclusive OR

Function

 $Rn \leftarrow Rn^{\circ} obj$

Description

• This instruction XORs the contents of the specified byte-sized register and object and stores the result in the register.

Flags

С	Z	S	OV	MIE	HC
_	*	*	_	-	_

- Z: This bit goes to "1" if the operation produces a zero result and to "0" otherwise.
- S: This bit tracks the top bit of the result.
- -: No change

Mnemonic	First	Second	Instruction Format							
	operand	operand	First word				Second word			
XOR	Rn	Rm	8	п	т	4				
		#imm8	4	п	im	m8				

4. Appendix

This appendix lists the nX-U8/100 core instructions in functional groups, giving the operand syntax and instruction code for each instruction.

The descriptions of the DSR prefix instructions are omitted in this chapter. Threfore, please refer to Chapter 3 about the details of each instruction.

Arithmetic Instructions

Maaaaata	Mnemonic First Second		Flag changes						Instruction code		Minimum
winemonic	operand	operand	с	Z	S	ov	MIE	нс	First word	Second word	time (cycles)
ADD	Rn	R <i>m</i>	*	*	*	*		*	1000_ <i>nnnn_mmm_</i> 0001		1
		#imm8	*	*	*	*		*	0001_ <i>nnnn</i> _iiii_iiii		1
ADD	ERn	ER <i>m</i>	*	*	*	*		*	1111_ <i>nnn</i> 0_ <i>mmm</i> 0_0110		2
		#imm7	*	*	*	*		*	1110_nnn0_1iii_iiii		2
ADDC	Rn	R <i>m</i>	*	*	*	*		*	1000_ <i>nnnn_mmm_</i> 0110		1
		#imm8	*	*	*	*		*	0110_ <i>nnnn</i> _iiii_iiii		1
AND	Rn	R <i>m</i>		*	*				1000_nnnn_mmm_0010		1
		#imm8		*	*				0010_ <i>nnnn</i> _iiii_iiii		1
CMP	Rn	R <i>m</i>	*	*	*	*		*	1000_nnnn_mmm_0111		1
		#imm8	*	*	*	*		*	0111_ <i>nnnn</i> _iiii_iiii		1
CMPC	Rn	R <i>m</i>	*	*	*	*		*	1000_ <i>nnnn_mmm_</i> 0101		1
		#imm8	*	*	*	*		*	0101_ <i>nnnn</i> _iiii_iiii		1
MOV	ERn	ER <i>m</i>		*	*				1111_ <i>nnn</i> 0_ <i>mmm</i> 0_0101		2
		#imm7		*	*				1110_ <i>nnn</i> 0_0iii_iiii		2
MOV	Rn	R <i>m</i>		*	*				1000_ <i>nnnn_mmm_</i> 0000		1
		#imm8		*	*				0000_ <i>nnnn</i> _iiii_iiii		1
OR	Rn	R <i>m</i>		*	*				1000_ <i>nnnn_mmm_</i> 0011		1
		#imm8		*	*				0011_ <i>nnnn</i> _iiii_iiii		1
XOR	R <i>n</i>	R <i>m</i>		*	*				1000_ <i>nnnn_mmm_</i> 0100		1
		#imm8		*	*				0100_ <i>nnnn</i> _iiii_iiii		1
CMP	ERn	ER <i>m</i>	*	*	*	*		*	1111_ <i>nnn</i> 0_ <i>mmm</i> 0_0111		2
SUB	Rn	R <i>m</i>	*	*	*	*		*	1000_ <i>nnnn_mmm_</i> 1000		1
SUBC	Rn	R <i>m</i>	*	*	*	*		*	1000_ <i>nnnn_mmm</i> _1001		1

Shift Instructions

Maamania First		Second		Fla	g cł	hange	es	Instruction c	Minimum	
Minemonic	operand	operand	с	Z	S	OV N	IIE HC	First word	Second word	time (cycles)
SLL	R <i>n</i>	R <i>m</i>	*					1000_ <i>nnnn_mmm_</i> 1010		1
		#width	*					1001_ <i>nnnn</i> _0www_1010		1
SLLC	Rn	Rm	*					1000_ <i>nnnn_mmm_</i> 1011		1
		#width	*					1001_ <i>nnnn</i> _0www_1011		1
SRA	R <i>n</i>	Rm	*					1000_ <i>nnnn_mmm</i> _1110		1
		#width	*					1001_ <i>nnnn</i> _0www_1110		1
SRL	R <i>n</i>	Rm	*					1000_ <i>nnnn_mmm</i> _1100		1
		#width	*					1001_ <i>nnnn</i> _0www_1100		1
SRLC	R <i>n</i>	Rm	*					1000_ <i>nnnn_mmm</i> _1101		1
		#width	*					1001_ <i>nnnn</i> _0www_1101		1

Load/Store Instructions

	First	Second		Fla	ıg cl	hanges	Instruction of	Minimum	
Mnemonic	operand	operand	с	Ζ	S	OV MIE HC	First word	Second word	time (cycles)
L	ERn	[EA]		*	*		1001_ <i>nnn</i> 0_0011_0010		2
		[EA+]		*	*		1001_ <i>nnn</i> 0_0101_0010		2
		[ER <i>m</i>]		*	*		1001_ <i>nnn</i> 0_ <i>mm</i> m0_0010		2
		Disp16[ERm]		*	*		1010_ <i>nnn</i> 0_ <i>mm</i> m0_1000	DDDD_DDDD_DDDD_DDDD	3
		Disp6[BP]		*	*		1011_ <i>nnn</i> 0_00DD_DDDD		3
		Disp6[FP]		*	*		1011_nnn0_01DD_DDDD		3
		Dadr		*	*		1001_ <i>nnn</i> 0_0001_0010	DDDD_DDDD_DDDD_DDDD	2
	Rn	[EA]		*	*		1001_ <i>nnnn</i> _0011_0000		1
		[EA+]		*	*		1001_ <i>nnnn</i> _0101_0000		1
		[ER <i>m</i>]		*	*		1001_ <i>nnnn_mm</i> m0_0000		1
		Disp16[ERm]		*	*		1001_ <i>nnnn_mm</i> m0_1000	DDDD_DDDD_DDDD_DDDD	2
		Disp6[BP]		*	*		1101_ <i>nnnn</i> _00DD_DDDD		2
		Disp6[FP]		*	*		1101_ <i>nnnn</i> _01DD_DDDD		2
		Dadr		*	*		1001_ <i>nnnn</i> _0001_0000	DDDD_DDDD_DDDD_DDDD	2
	XRn	[EA]		*	*		1001_ <i>nn</i> 00_0011_0100		4
		[EA+]		*	*		1001_ <i>nn</i> 00_0101_0100		4
	QRn	[EA]		*	*		1001_ <i>n</i> 000_0011_0110		8
		[EA+]		*	*		1001_n000_0101_0110		8

	First	Second		Fla	ıg cl	hanges		Instruction c	Minimum		
Mnemonic	operand	operand	с	Z	S	ov mie	Е НС	First word	Second word	time (cycles)	
ST	ERn	[EA]						1001_ <i>nnn</i> 0_0011_0011		2	
		[EA+]						1001_ <i>nnn</i> 0_0101_0011		2	
		[ER <i>m</i>]						1001_ <i>nnn</i> 0_ <i>mm</i> m0_0011		2	
		Disp16[ERm]						1010_ <i>nnn</i> 0_ <i>mmm</i> 0_1001	DDDD_DDDD_DDDD_DDDD	3	
		Disp6[BP]						1011_nnn0_10DD_DDDD		3	
		Disp6[FP]						1011_nnn0_11DD_DDDD		3	
		Dadr						1001_ <i>nnn</i> 0_0001_0011	DDDD_DDDD_DDDD_DDDD	2	
	Rn	[EA]						1001_ <i>nnnn</i> _0011_0001		1	
		[EA+]						1001_ <i>nnnn</i> _0101_0001		1	
		[ERm]						1001_ <i>nnnn_mm</i> 0_0001		1	
		Disp16[ERm]						1001_ <i>nnnn_mm</i> 0_1001	DDDD_DDDD_DDDD_DDDD	2	
		Disp6[BP]						1101_nnnn_10DD_DDDD		2	
		Disp6[FP]						1101_nnnn_11DD_DDDD		2	
		Dadr						1001_ <i>nnnn</i> _0001_0001	DDDD_DDDD_DDDD_DDDD	2	
	XRn	[EA]						1001_ <i>nn</i> 00_0011_0101		4	
		[EA+]						1001_ <i>nn</i> 00_0101_0101		4	
	QRn	[EA]						1001_n000_0011_0111		8	
		[EA+]						1001_n000_0101_0111		8	
Manada	Inemonic First Second	Second		Fla	ig cl	hang	jes		Instruction	code	Minimum
-----------	-----------------------	-------------	---	-----	-------	------	-----	----	------------------------------	-------------	------------------
winemonic	operand	operand	с	Z	S	ov	MIE	нс	First word	Second word	time (cycles)
ADD	SP	#signed8							1110_0001_iiii_iiii		2
MOV	ECSR	R <i>m</i>							1010_0000_mmmm_1111		2
	ELR	ER <i>m</i>							1010_mmm0_0000_1101		3
	EPSW	R <i>m</i>							1010_0000 <i>_mmmm</i> _1100		2
	ERn	ELR							1010_ <i>nnn</i> 0_0000_0101		3
		SP							1010_ <i>nnn</i> 0_0001_1010		2
	PSW	R <i>m</i>	*	*	*	*	*	*	1010_0000_ <i>mmmm</i> _1011		1
		#unsigned8	*	*	*	*	*	*	1110_1001_iiii_iiii		1
	Rn	ECSR							1010_ <i>nnnn</i> _0000_0111		2
		EPSW							1010_ <i>nnnn</i> _0000_0100		2
		PSW							1010_ <i>nnnn</i> _0000_0011		1
	SP	ER <i>m</i>							1010_0001_mmm0_1010		1

Control Register Access Instructions

PUSH/POP Instructions

	First	Second		Fla	ig c	hanges	Instruction	code	Minimum
Mnemonic	operand	operand	с	Z	S	OV MIE HO	First word	Second word	time (cycles)
PUSH	ERn						1111_ <i>nnn</i> 0_0101_1110		2
	QRn						1111_n000_0111_1110		8
	R <i>n</i>						1111_ <i>nnnn</i> _0100_1110		2
	XRn						1111_ <i>nn</i> 00_0110_1110		4
	register_list						1111_lepa_1100_1110		2-12
POP	ERn						1111_ <i>nnn</i> 0_0001_1110		2
	QRn						1111_n000_0011_1110		8
	R <i>n</i>						1111_ <i>nnnn</i> _0000_1110		2
	XRn						1111_ <i>nn</i> 00_0010_1110		4
	register_list		*	*	*	* * *	1111_lepa_1000_1110		2-15

	First	Second		Fla	ıg c	hanges	Instruction of	code	Minimum
Mnemonic	operand	operand	с	Z	S	OV MIE HC	First word	Second word	time (cycles)
MOV	CRn	Rm					1010_nnnn_mmmm_1110		1
	CERn	[EA]					1111_ <i>nnn</i> 0_0010_1101		2
		[EA+]					1111_ <i>nnn</i> 0_0011_1101		2
	CRn	[EA]					1111_ <i>nnnn</i> _0000_1101		1
		[EA+]					1111_ <i>nnnn</i> _0001_1101		1
	CXRn	[EA]					1111_ <i>nn</i> 00_0100_1101		4
		[EA+]					1111_ <i>nn</i> 00_0101_1101		4
	CQRn	[EA]					1111_n000_0110_1101		8
		[EA+]					1111_n000_0111_1101		8
	Rn	CRm	_			_	1010_ <i>nnnn_mmm</i> _0110		1
	[EA]	CERm					1111_mmm0_1010_1101		2
	[EA+]	CERm					1111_mmm0_1011_1101		2
	[EA]	CRm					1111_mmmm_1000_1101		1
	[EA+]	CRm					1111_mmmm_1001_1101		1
	[EA]	CXRm					1111_mm00_1100_1101		4
	[EA+]	CXRm					1111_ <i>mm</i> 00_1101_1101		4
	[EA]	CQRm					1111_ <i>m</i> 000_1110_1101		8
	[EA+]	CQRm					1111_m000_1111_1101		8

Coprocessor Data Transfer Instructions

EA Register Data Transfer Instructions

Maamania First Seco		Second		Fla	ıg c	hanges		Instruction	code	Minimum
winemonic	operand	operand	с	Z	S	OV MIE	ΗС	First word	Second word	time (cycles)
LEA	[ERm]							1111_0000_mmm0_1010		1
	Disp16[ERm]							1111_0000_mmm0_1011	DDDD_DDDD_DDDD_DDDD	2
	Dadr							1111_0000_0000_1100	סססם_סססס_סססס	2

ALU Instructions

Mnemonic First	Second		Fla	ig c	hanges	Instruction	Minimum execution		
Minemonic	operand	operand	с	Z	S	OV MIE HC	First word	Second word	time (cycles)
DAA	Rn		*	*	*	*	1000_ <i>nnnn</i> _0001_1111		1
DAS	Rn		*	*	*	*	1000_ <i>nnnn</i> _0011_1111		1
NEG	Rn		*	*	*	* *	1000_ <i>nnnn</i> _0101_1111		1

Bit Access Instructions

Mnemonic First	Second		Fla	ig c	hanges	Instruction	Minimum execution		
winemonic	operand	operand	с	Z	S	OV MIE HC	First word	Second word	time (cycles)
SB	Rn.bit_offset			*			1010_ <i>nnnn</i> _0bbb_0000		1
	Dbitadr			*			1010_0000_1bbb_0000	סססס_סססס_סססס	2
RB	Rn. bit_offset			*			1010_ <i>nnnn</i> _0bbb_0010		1
	Dbitadr			*			1010_0000_1bbb_0010	סססס_סססס_סססס	2
ТВ	Rn. bit_offset			*			1010_ <i>nnnn</i> _0bbb_0001		1
	Dbitadr			*			1010_0000_1bbb_0001	סססס_סססס_סססס	2

PSW Access Instructions

Mnemonic	First	Second		Fla	ag c	hanges	Instruction	Minimum execution	
Minemonic	operand	operand	с	Z	S	OV MIE HC	First word	Second word	time (cycles)
EI						*	1110_1101_0000_1000		1
DI						*	1110_1011_1111_0111		3
SC			*				1110_1101_1000_0000		1
RC			*				1110_1011_0111_1111		1
CPLC			*				1111_1110_1100_1111		1

Conditional Relative Branch Instructions

M	Mnemonic First Seco	Second		Fla	ag c	hang	jes	Instruction	code	Minimum
Mnemonic	operand	operand	с	Z	S	OV	MIE HC	First word	Second word	time (cycles)
BGE	Radr							1100_0000_rrrr_rrr		1/3
BLT								1100_0001_rrrr_rrr		1/3
BGT								1100_0010_rrrr_rrr		1/3
BLE								1100_0011_rrrr_rrr		1/3
BGES								1100_0100_rrrr_rrr		1/3
BLTS								1100_0101_rrrr_rrr		1/3
BGTS								1100_0110_rrrr_rrr		1/3
BLES								1100_0111_rrrr_rrr		1/3
BNE								1100_1000_rrrr_rrr		1/3
BEQ								1100_1001_rrrr_rrr		1/3
BNV								1100_1010_rrrr_rrr		1/3
BOV								1100_1011_rrrr_rrr		1/3
BPS								1100_1100_rrrr_rrr		1/3
BNS								1100_1101_rrrr_rrr		1/3
BAL								1100_1110_rrrr_rrr		3

Sign Extension Instruction

First Secon	Second		Fla	ig c	hanges	Instruction	Minimum execution		
winemonic	operand	operand	с	Z	s	OV MIE HC	First word	Second word	time (cycles)
EXTBW	ERn			*	*		1000_ <i>nnn</i> 1_ <i>nnn</i> 0_1111		1

Software Interrupt Instructions

Mnemonic	First	Second	Flag changes					Instructio	Minimum execution	
winemonic	operand	operand	с	Z	S	С	OV MIE HC	First word	Second word	time (cycles)
SWI	#snum						*	1110_0101_00ii_iiii		3
BRK								1111_1111_1111_1111		7

Branch Instructions

Mnemonic First Sec	Second		Fla	ig c	hanges	Instruction	Minimum		
Minemonic	operand	operand	с	Z	S	OV MIE HC	First word	Second word	time (cycles)
В	Cadr						1111_gggg_0000_0000	0000_0000_0000_0000	2
	ERn						1111_0000_ <i>nnn</i> 0_0010		2
BL	Cadr						1111_gggg_0000_0001	2222_2222_2222	2
	ERn						1111_0000_ <i>nnn</i> 0_0011		2

Multiplication and Division Instructions

Mnemonic First	First	Second	FI	ag c	hanges	Instruction	Minimum execution	
Mnemonic	operand	operand	c z	S	OV MIE HC	First word	Second word	time (cycles)
MUL	ERn	Rm	*			1111_ <i>nnn</i> 0_ <i>mmm</i> _0100		8
DIV	ERn	Rm	* *			1111_ <i>nnn</i> 0_ <i>mmmm</i> _1001		16

Miscellaneous

Mnemonic	First operand	Second operand		Flag changes							Instruction code			Minimum	
			с	Z	s	(ov	MIE	E HO	F	First word			Second word	time (cycles)
INC	[EA]			*		*	*			* 1	111_1110	_0010_11	11		2
DEC	[EA]			*		*	*			* 11	111_1110	_0011_11	.11		2
RT										1	111_1110	_0001_11	.11		2
RTI			,	*		*	*	,	÷ .	* 1	111_1110	_0000_11	11		2
NOP										1	111_1110	_1000_11	11		1

Revision History

REVISION HISTORY

		Pa	age			
Document No.	Date	Previou s Edition	Current Edition	Description		
FEUZ0317A0-U8-INST-01	Jul 25, 2006		_	1st edition.		
		Cover	Cover	Updated for OKI SEMICONDUCTOR logo, version, and date.		
FEUZ0317A0-U8-INST-02	Oct 17,2008	Notice	Notice	Updated for OKI SEMICONDUCTOR.		
		Revision History	Revision History	Update for OKI SEMICONDUCTOR, version, and date.		

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. OKI SEMICONDUCTOR assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by OKI SEMICONDUCTOR, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2008 OKI SEMICONDUCTOR CO., LTD.